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Laterally Movable Gate Field Effect Transistor (LMGFET) invented at LSU as a 
microactuator is the subject of study in this research. The gate moving in lateral direction in a 
LMGFET changes channel width but keeps the channel length and the gap between the metal 
gate and the gate oxide constant. LMGFET offers linear change in drain current with gate 
motion and a large displacement range. This research is the first demonstration of LMGFET. 
In this dissertation, a post-IC LIGA-like process for LMGFET microstructure fabrication has 
been developed that is compatible with monolithic integration with CMOS circuitry. 
A two-mask post-IC process has been developed in this research for LMGFET 
fabrication. This novel process utilizes S1813 photoresist as a sacrificial layer in conjunction 
with a thicker resist like AZ P4620 or SU-8 as an electroplating mold. New curing 
temperatures for the sacrificial layer photoresist have been determined for this purpose. 
LMGFET microstructures have been successfully integrated with CMOS circuitry on the 
same chip to form integrated microsystem. 
  LMGFET microstructure driven by a comb-drive with serpentine retaining spring 
shows sensitivities Sel of 2 and 1.43 nA/V respectively at 5 and 25 Hz. These numbers reflect 
that LMGFET is capable of measuring nm range displacement. Electrical characteristics of a 
depletion type LMGFET structure are measured and show an average sensitivity Sl of - 4 
µA/µm at drain to source voltage VDS of 10 V with the gate shorted to source. Several 
applications of microsystems utilizing LMGFET microstructures as a position sensor or an 
accelerometer, a spectrum analyzer or an electro-mechanical filter and a mechanical/optical 
switch are described.   
 1
CHAPTER 1. INTRODUCTION 
 
MEMS is an acronym for Micro-Electro-Mechanical Systems. Microelectro-
mechanical systems are structures and devices fabricated using techniques generally used in 
microelectronics, often for sensing and actuation. In addition, MEMS can integrate fluidic or 
mechanical functions with electrical functions. The MEMS fabrication technology has been 
developed in the past two decades largely using materials and processes derived from 
integrated circuit (IC) fabrication technology for fabricating miniaturized structures for 
purposes other than electronic devices and/or for integrating them on an IC chip. 
1.1 Microsystem Integration 
Integration of mechanical structures with electronics imparts intelligence to 
microsystems. Intelligent microsystem interfaces with electronics for sensing or actuation. 
Integration can be carried out by 1) hybrid technique or 2) monolithically. For hybrid 
integration, non-electrical device is fabricated separately from the electronic circuitry and the 
two are mounted on a common substrate and then connected together. This process offers 
fabrication flexibility since each element is fabricated separately and then assembled together. 
However, a hybrid system is less compact than a monolithically integrated one. In addition, 
the parasitic capacitances of the interconnection bonding pads can be considerable. In 
contrast, for monolithic integration, both the mechanical structures and the electronic 
circuitry are fabricated on the same chip. There are three ways to achieve monolithic 
integration depending on the fabrication sequence. These are: 1) pre-IC fabrication [1], 2) co-
IC fabrication [2], and 3) post-IC fabrication [3] processes. In pre-IC fabrication, the 
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micromechanical structures are fabricated prior to the IC fabrication. Here, the fabricated 
mechanical microstructures are exposed to the normal IC fabrication process, which requires 
high temperatures, and exposures to harsh chemical and plasma environments. In the second 
case, mechanical microstructures are co-fabricated with the IC fabrication steps. The 
advantages such as reduction in the total number of processing steps are inherent in this 
approach. However, it seriously limits flexibility in design. It also suffers due to non-optimal 
performance since processing steps that optimize circuit performance generally do not 
optimize microstructure performance. In order to avoid these disadvantages, mechanical 
components are integrated after fabrication of circuitry in the post-IC integration process. 
The post-IC fabrication approach must not harm on-chip circuitry nor deteriorate electrical 
properties of the devices already fabricated on the chip. Hence, the microstructure fabrication 
process must be a low temperature process, typically less than 400 - 450 ºC. It must also have 
benign chemical and radiation ambient in order not to harm the on-chip circuitry or degrade 
its electrical properties. In this research, a complementary metal-oxide-semiconductor 
(CMOS) compatible post-IC fabrication process has been developed for monolithic 
microsystem integration of microstructures with circuitry.  
The concept of integration of mechanical structures to electronic circuitry can be 
further extended by directly merging the mechanical structure and the electronic device into 
one unit. This has been achieved through a new type of transistor called a Laterally Movable 
Gate Field Effect Transistor (LMGFET). Microsystem integration of LMGFET 
microstructures with CMOS circuitry by a post-IC fabrication process is a major goal of this 
research. 
 3
1.2 CMOS Compatible Post-IC Fabrication Using LIGA-like Technology 
LIGA is a German acronym for Lithographie, Gavanoformung and Abformung, 
meaning lithography, electroplating, and molding [4]. The process is shown in Fig. 1.1. The 
LIGA process uses X-rays from a source such as an electron synchrotron to usually form a 
high aspect ratio microstructure (HARMs) in conjunction with X-ray resist such as 
Polymethyl methacrylate (PMMA). Even though X-ray lithography is one of the best 
processes to fabricate a micro-scaled high-aspect-ratio structure, it has several disadvantages 
such as long exposure time, complicated mask fabrication process, poor exposure contrast, 
and relatively high cost. In addition, the X-ray radiation can cause serious damage to CMOS 
devices [3]. An alternative to LIGA is to replace X-rays with UV light. The modified LIGA 
technique is called LIGA-like or UV-LIGA process. 
Most MEMS use polycrystalline silicon (polysilicon) as a structural material which is 
generally deposited by chemical vapor deposition (CVD) technique. While polysilicon is 
suitable for many applications such as accelerometers and pressure sensors, its thickness is 
generally limited to about 10 µm due to practical considerations. This limitation is overcome 
by the LIGA technique. One of the most promising materials employed in the LIGA 
technology is electroplated nickel. In the LIGA or LIGA-like processes, several hundred µm 
tall structures can be obtained by electroplating nickel in an patterned photoresist mold as 
indicated in Fig. 1.1 in a relatively short time. LIGA-like process using UV lithography and 
subsequent nickel electroplating technique has been developed in this dissertation for a 
CMOS compatible post-IC fabrication process for microsystem integration. This technique 
will be further described in chapter 4. 
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Figure 1.1: LIGA process. 
1. X-Ray lithography 
2. development 
3. electroplating 










1.3 Movable Gate MOSFETs as Microsensors and Microactuators 
Microsensors and microactuators in MEMS have used a variety of transduction 
mechanisms such as piezoresistive [5-8], capacitive [9-15], tunneling [16-18] and other 
mechanisms [19-23]. Each transduction mechanism has its own advantages that make it 
attractive for a given application and requirements such as low-cost, large-volume, high 
sensitivity, large response range or superior noise performance. Some of the transduction 
mechanisms involve mechanical motion. Usually mechanical motion is converted to an 
electrical signal by measuring changes in passive elements such as capacitance, resistance, or 
mutual inductive coupling. In this research, a different sensing and actuation approach is 
pursued that directly couples mechanical motion with an active electrical device – a movable 
gate metal-oxide-semiconductor field effect transistor (MOSFET).  
Concept of moving gate MOSFET as a sensing element is not new. Here, the gate is 
free to move over the channel between the source and the drain regions [24-34]. The field, 
resulting from the gate voltage or gate position with respect to the substrate, modulates the 
channel charge density and hence the channel conductivity underneath the gate. This results 
in modulation of the drain current as a function of the gate voltage or gate position.  
Nathanson et al. were the first to describe a moving gate field effect transistor called a 
resonant gate transistor (RGT) in 1967 [24]. As a sensing component, the drain current is 
modulated by motion of a suspended gate cantilever. The gate of FET is released from 
substrate and it moves along a vertical direction that is perpendicular to the plane of the 
substrate. In their study, the mechanical and electrical operations of the RGT were analyzed 
with a simple gold vibrating cantilever beam as a moving gate in the frequency range of 1 - 
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100 kHz. Figure 1.2 (a) shows the geometry and circuit connections for the cantilever type 
vertically movable gate FET. The vibrations of the beam are induced along the axis 
perpendicular to the substrate surface and are detected by variation in the field-induced 
charges in a MOSFET channel due to change in the air gap capacitance between the beam 
and the substrate. Edmans modeled and proposed an accelerometer application based on a 
thin film layer of polysilicon as a moving cantilever gate structure instead of a metal as a gate 
material [25].  
Advances in MEMS technology have opened up fabrication of microstructures that 
utilize bulk and surface micromachining and LIGA techniques, which have regenerated new 
interest in movable gate FETs. Different from the cantilever movable gate motion, piston like 
up-down motion of a gate over the channel has also been applied [26-32]. Schematic 
operation of the latter device is illustrated in Fig. 1.2 (b). Plaza in 1997 fabricated a movable 
gate FET with surface micromachining technology for an accelerometer application [27]. The 
mass of the accelerometer acts as the gate of the transistor, changing the value of the 
threshold voltage with acceleration. In 2000, Yee used drain current and threshold voltage of 
a MOSFET as sensing outputs from an accelerometer fabricated with bulk-micromachining 
[28]. It had an air gap as an insulator between the metal gate fixed on a cover glass plate and 
the polysilicon floating gate of an n-channel MOSFET embedded in silicon proof mass. So 
the substrate containing the channel moves up and down changing the air gap while the gate 
remains fixed.  
Movable gate FETs have been reported as pressure sensors whose gates are deflected 
by applied pressure [29, 30]. In 1999, Kang demonstrated a moving gate FET structure as a 
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Figure 1.2: A schematic view of vertically movable gate FET. (a) A practical geometry 
and circuit connections of cantilever type vertically movable gate FET (after 
reference [24]). (b) Schematic view of piston-like motion of a vertically 

























pressure switch [31]. He used boron-doped polysilicon diaphragm as a gate material. The 
gate structure forms a vacuum cavity and contains embedded source and drain on the silicon 
substrate. The polysilicon membrane gate moves in a piston-like fashion with respect to the 
substrate. The operational concept is that under ambient pressure, the electric field intensity 
on the transistor is not enough to turn the transistor on due to a large gap between the gate 
and the channel. When the external pressure reaches a threshold value, the gate plate is 
pulled sufficiently towards the substrate. As the gate moves closer to the substrate, the 
transistor is turned on and conducts. The switch is effectively closed. This is achieved 
without arcing. The fabricated devices perform as pressure switches for varying pressure 
values in the range from 12 psi to 500 psi.  
Movable gate FETs have been studied for other applications as well. Micromachined 
strain sensor utilizing a poly-Si gate in shape of a beam floating above a FET channel has 
been reported [33]. The change in resonance frequency of the gate anchored at two ends as a 
function of the applied strain is measured by current changes in the FET. In the paper, the 
resonance frequencies of the structure are tested as a function of strain. The output signal is 
monitored by spectrum analyzer during the experiment. The test results show a good linearity 
and high sensitivity. Kuhnel in 1991 reported a microphone made by an aluminum coated 
Si3N4 membrane acting as the moving gate over a FET with a smooth response up to 30 kHz 
[32]. In 2001, Weinert et al. reported a resonant double gate transistor (RDGT) [34] which, in 
addition to an oscillating gate, also has a fixed floating gate like Yee’s device. The fixed 
floating gate can be utilized to apply gate voltage independent of the bias applied to the 
oscillating gate. The movable gate supported by torsion bars is actuated with electrostatic 
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force. The displacement of the gate will change capacitance between the movable gate and 
fixed gate resulting in change in drain current. The moving gate oscillates with respect to the 
fixed floating gate in a seesaw motion about a torsion bar axis.  
All the above cited previous works involve relative motion of gate with respect to the 
source and the drain in vertical direction i.e. along the axis perpendicular to the substrate 
surface containing the source and the drain. In a typical MOSFET, the gate loses significant 
control over channel conductivity for air gap distances over about 1 µm. This restricts 
vertical motion in these devices to about 1 µm.  
Chen proposed another type of moving gate transistor structure whose gate motion is 
along a lateral direction parallel to the substrate containing the channel [35]. Chen’s movable 
gate transistor structure kept the channel width and the thickness of dielectric material 
constant. In his device, the gate overlap over the source or the drain changes as the gate 
moves. When the gate moves completely away from either the source or the drain end, the 
device operates in the subthreshold mode even when the gate voltage is above the threshold 
value. As the gate moves to overlap both the source and the drain edges, normal device 
current flows. This structure is, hence, sensitive to very small motion near the gate-source or 
gate-drain overlap regions. The device responds to small lateral gate motion typically less 
than 1 µm.  
1.4 A Novel Sensing and Actuating Element: LMGFET 
Wang and Ajmera in 2001 at Louisiana State University invented a novel concept of a 
laterally movable gate field effect transistor (LMGFET) for actuation [36]. The gate motion 
changes the channel width and hence the channel area covered by the gate without changing 
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channel length or the gap distance between the gate and the oxide layer. The gate motion 
changes the drain current of transistor without changing current density through the channel 
if the gate voltage is kept constant. Hence, mechanical motion is directly converted to a 
linear change in current in this FET.  
Major differences between LMGFET and the previously reported vertically moving 
gate structures are as described below. First, unlike in the case of a vertically moving gate 
structure, the device drain current in the laterally moving gate is linearly proportional to gate 
motion. As noted above, gate motion changes the area of the channel covered by the gate. 
For the vertically moving gate, motion changes the gap between the gate and the oxide and 
hence changes the threshold voltage of the device keeping the gate area unchanged. The net 
result is that in the laterally moving gate, the channel current density remains constant while 
in the vertically moving gate the channel current density changes in a non-linear manner. The 
current response to motion, hence, is linear for the laterally moving gate structure and non-
linear in the vertically moving gate case. Second, large magnitudes of motion are possible in 
the LMGFET structure. Motion in the range of 100 µm or larger is possible in the laterally 
moving gate case while motion is essentially restricted to about 1 µm in a typical vertically 
moving gate device and in Chen’s laterally moving device. Also, the vertically moving gate 
can damage the substrate surface or itself if its amplitude of motion in form of a beam, a 
cantilever or a membrane is larger than the gap. Large impact forces are possible in the 
vertically moving gate devices under certain situations arising during operation. However, 
since a laterally moving gate motion keeps the air gap constant, it does not hit the substrate 
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surface. These differences of LMGFET over other movable gate transistors offer significant 
advantages of this device when used as a sensor or an actuator.  
1. 5 Research Goals 
The goals of this research are: 
1) Develop a monolithic integration technique for CMOS compatible post-IC 
fabrication of microstructures for integrated MEMS. 
2) Design, fabricate and characterize the new type of actuating transistor-LMGFET. 
3) Employ the fabricated LMGFET device as a microelectromechanical sensor or an 
actuator as part of a microsystem. 
A LIGA-like monolithic integration processing technique is developed for CMOS 
compatible post-IC microstructure fabrication. Monolithic integration offers advantages in 
performance improvement, better reliability and size reduction over the hybrid technique. 
The LIGA-like device fabrication technology developed in this research enables fabrication 
of high-aspect ratio structures. The latter provides significant performance enhancements in 
many microsensor/microactuator applications. Fabrication of LMGFET is used as a vehicle 
here to demonstrate direct merging of LIGA-like post-IC fabrication technology with CMOS 
technology.  
Second, LMGFET is introduced as a novel sensing and actuating element. As stated 
earlier, the LMGFET device directly integrates mechanical motion with electronics. This 
research is the first demonstration of the proposed LMGFET device in reference [36]. Design 
and modeling of LMGFET are developed and the device is fabricated using CMOS 
compatible post-IC fabrication technology developed in the first task. Then, the electrical 
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characteristics of the fabricated devices are measured. Based on the measured data, important 
device parameters are extracted.  
The advantages of LMGFET make it attractive for a variety of potential microsensor 
and microactuator applications. Direct integration of motion with electronics by LMGFET 
makes it convenient and efficient to amplify and condition the measured drain current 
changes by on-chip circuitry. For certain sensors where measured signals are small, on-chip 
detection and amplification are crucial for obtaining high signal to noise ratios. On-chip 
circuitry can also provide feedback control that can increase the magnitude of sensing range 
in case of microsensors and can also maintain a desired actuation level under varying 
operating conditions in case of microactuators. Finally, the potential applications of 
LMGFET as a sensing element or as an actuator are briefly described.  
1.6 Summary of Upcoming Chapters 
In chapter 2, the operating principle of LMGFET is presented. The cases of depletion 
and enhancement mode moving gate transistors are discussed. The electrical properties of the 
LMGFET are described and the sensitivity of the LMGFET is analytically extracted from the 
standard drain current equations of a MOSFET.  
A microsystem comprises of mechanical part, readout circuit, and signal conditioning 
circuit. In this research, a simple FET is utilized as a readout circuit to detect changing 
position of a moving gate. The detected signal needs to be amplified. An operational 
amplifier is designed with L-EDIT and simulated with PSPICE program for this purpose and 
described in chapter 3.  
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The CMOS compatible post-IC fabrication process developed in this research is 
described in chapter 4. The UV-LIGA process developed must not harm the on-chip CMOS 
circuitry. For this process, a novel surface micromachining technique is developed that 
utilizes a photoresist as a sacrificial layer in conjunction with SU-8 resist used as 
electroplating mold.  
The LMGFET devices fabricated utilizing UV-LIGA process are characterized. In 
this research, two different designs are introduced. First, a single gate LMGFET actuated 
with electrostatic force using comb-drive structure is described and analyzed. Then, a 
differential mode LMGFET is designed, fabricated and characterized. The experimental 
results are discussed in chapter 5.  
Chapter 6 gives some of the possible applications of LMGFET as a sensor or an 
actuator such as high-Q resonant gate device, spectrum analyzer, motion sensor, selectable 
optical or mechanical switch and accelerometer.  
Chapter 7 gives summary and conclusions of the research results presented here. 
Further research in applications, modeling, and monolithic integration that extend this work 
are stated for future work. 
The appendices contain information about sensitivity of vertically movable gate FET, 
input file for the PSPICE simulation used for op-amp designed in this research, and spring 
constant of simple beams used in MEMS design. 
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CHAPTER 2. LMGFET: OPERATING PRINCIPLE 
 
Laterally movable gate field effect transistor (LMGFET) is a novel sensing and 
actuating element. The gate of LMGFET is released from the substrate surface and has 
freedom to move in the lateral direction. In this section, electrical behavior of LMGFET and 
device design concepts are described. Finally, the device sensitivity is discussed. 
2.1 Threshold Voltage of LMGFET 














+−−= .      (2.1) 
Here φMS is metal semiconductor work function potential difference, 'effQ  is effective charge 
density in the gate oxide and at the oxide-silicon interface, 'effC  is effective capacitance per 
unit area of the dielectric material, φF is potential defined below and 'dQ  is the depletion 
region charge per unit area in semiconductor at on-set of strong inversion. For a p-type 
substrate, 'dQ  is given by FAsd qNQ φε4
' −= , and for an n-type substrate, it is given by 
FDsd qNQ φε4
' = . Here, εs is permittivity of the silicon. Here, NA and ND are acceptor and 
donor impurity density, respectively.   
The position of Fermi-energy level, EF, in silicon depends on the doping 
concentration (NA or ND). For a p-type Si substrate, potential φF defined as 
q








ln=φ , where Ei is intrinsic Fermi energy, q is magnitude of electron charge, k 
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is Boltzmann constant, T is temperature, and ni is the intrinsic doping concentration, which is 








In this research, nickel is utilized as a gate material whose work function WM is 4.6 
eV [37]. For silicon, the electron affinity is 4.15 eV [37]. Work function WS of 
semiconductor depends on the doping concentration of the semiconductor silicon. Figure 2.1 





=φ  between nickel and silicon 
as a function of Si doping density. For this case, φMS is always negative for p-type silicon 
substrate and always positive for n-type silicon substrate for a wide range of possible doping 
concentration values as shown in Fig. 2.1. 
A negative value for φMS means the gate of a MOS structure is positively charged and 
the silicon surface is negatively charged at equilibrium. It results in the band bending near the 
semiconductor surface as shown in Fig. 2.2. In order to obtain the flat band condition for 
which electrical field in the silicon is zero, a negative gate to silicon voltage is necessary. For 
positive φMS, we must apply a positive voltage to the metal gate to reach the flat band 
condition. 
In addition to work function difference, the equilibrium MOS structure is also 
affected by charges in the oxide and at the interface between the semiconductor and the 
oxide. The effect of this charge is to induce an equivalent opposite charge in the 
semiconductor or the gate. Thus the voltage VFB necessary to obtain flat band in silicon  
 16
 









qφM = WM 
qφS = WS 
nickel semiconductor (p-type) oxide 
Figure 2.1: Variation of nickel-silicon work function potential difference 
φMS as a function of silicon doping concentration. 


















should add the potential drop in the oxide due to this effective interface charge density 'effQ . 






V −= φ . 
In this research, (100) oriented boron doped p-type Si wafers with 15 Ω-cm resistivity 
are utilized. From Fig. 2.1, φMS is always negative for the work reported here. The interface 
charge in Si-SiO2 MOS structure is known to be positive for thermally grown oxides. Hence, 
the '' effeff CQ−  term is always negative for both the p-type and the n-type substrates. For 
silicon doping concentration NA of 1×1015 cm-3, work function potential difference φMS is - 
0.398 V for nickel gate from Fig. 2.1. 




' =  for respective n-type and p-type substrate doping densities of 
ND = 1×1015 cm-3 and NA = 1×1015 cm-3. From Fig. 2.3 (a), VTh changes sign when 'effN  = 
2.815 × 1011 cm-2 for an n-channel device. Positive value for VTh for n-channel device results 
in an enhancement type device. On the other hand, negative threshold voltage implies that 
channel exists at zero gate to source voltage VGS resulting in a depletion type device. 
According to Fig. 2.3 (b), an n-channel device with 1 µm air gap is an enhancement type 
device when 'effN  is less than 8.824 × 10
10 cm-2. On the other hand, a higher value of 'effN  
results in a depletion type device. Note that a p-channel device is always an enhancement 
type device for both cases shown in Fig. 2.3. Table 2.1 shows the critical values of 'effN  for 
which VTh changes sign as the air gap is varied between moving gate and gate oxide. These  
 18
 
Figure 2.3: Variation of threshold voltage VTh with effective charge density number 
'
effN . Si doping density is 10
15 cm-3 for both n-channel and p-channel 
cases. The gate material is nickel. (a) 24 nm thick silicon oxide as the 
dielectric material. (b) 24 nm thick silicon oxide in series with 1 µm air 

















































Effective Charge Density Number (cm-2)
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values are for the case of n-channel MOSFET doped with 1015 cm-3 of doping concentration 
with a nickel gate. The critical values of 'effN for which device VTh changes sign also depend 
on silicon substrate doping concentration. Though not evident from Fig. 2.3, in general, FET 
can be designed as an n-channel or a p-channel enhancement or depletion type device 
depending on specific application needs. 
 
Table 2.1: Critical values of effective charge density number 'effN  that causes sign change in 










As the name LMGFET implies, the gate of designed FET can move in a lateral 
direction parallel to the channel. Figure 2.4 (a) shows the plan view of a LMGFET while Fig. 
2.4 (b) shows the elevation or cross-sectional view. The moving gate structure must be 
released or freed from the substrate. The gate motion can be caused by any external force 
such as acceleration or by any internally applied force such as electrostatic force. In the 
former case, the device behaves as a sensor to measure the external stimulus. In the latter 
case, the device behaves as an actuator. The gap between the gate and the silicon oxide  
Air gap Effective charge density number (#/cm2) 
0 µm 2.815 × 1011 cm-2 
0.5 µm 8.922 × 1010 cm-2 
1.0 µm 8.824 × 1010 cm-2 
1.5 µm 8.791 × 1010 cm-2 
2.0 µm 8.775 × 1010 cm-2 
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Figure 2.4: (a) Plan view of a LMGFET. Channel length is L. The device current is 
directly proportional to gate width W and hence gate motion. (b) Cross-
section view of LMGFET along the line AA’ in (a). The gate moves 

















remains constant as the gate moves laterally thereby keeping the threshold voltage VTh of the 
FET constant since 'effC  in Eq. (2.1) remains constant. 
The structure shown in Fig. 2.5 is a laterally movable gate MOSFET. The gate 
dielectric of the structure consists of two materials namely air and silicon oxide. The value 
for effective gate capacitance per unit area 'effC  is now due to series combination of two 
capacitors 'oxC  and 
'
















' ,      (2.2) 
where roxε = 3.9 is relative dielectric permittivity of silicon oxide and 0ε = 8.854 × 10
-14 F/cm 
is the permittivity of free space and z is the air gap between the bottom of the moving gate 
and top of the silicon oxide layer over the channel. Here, 'airC  is the capacitance per unit area 
for the air gap dielectric and is given by 
z
Cair
0' ε= . 'oxC  is the capacitance per unit area 





εε 0' =  where tox is the oxide thickness.
  Typically, the gap z is on the order of 1 µm making the gate capacitance per unit area 
nearly independent of the silicon oxide thickness tox. In this research, 24 nm thick gate oxide 
and 1 µm air gap are utilized. The value for 'effC  underneath the moving gate is independent 
of the channel width W so gate motion does not affect channel charge density so long as gap 
z remains constant. Hence, VTh is also independent of gate displacement. In general, 'airC  is 


















2.2 Drain Current and Device Sensitivity 













,     (2.3) 













= ,       (2.4) 
where L is the channel length, W is the gate width over the channel, µn is channel carrier 
mobility, VGS is gate to source voltage, VDS is the drain to source voltage and α is a device 












γ = . Here, Fφφ 20 = is 
semiconductor surface potential in strong inversion and VSB is source to substrate body 
potential. For measurements made on LMGFETs, VSB is kept zero by connecting the source 





According to Eqs. (2.3) and (2.4), it is obvious that the drain current ID is linearly 
proportional to the gate width W over the channel both in saturation and in non-saturation 
operation regions for constant values of parameters L, 'effC , VGS and VDS.  
For MEMS applications, it is useful to introduce sensitivity parameter S which is 
defined as the change of ID due to motion along z and x directions shown in Fig. 2.5. The 
sensitivity Sv of motion along the z direction is discussed in Appendix A. For normal sensing 
or actuation operations, the lateral gate motion along x direction is of interest as it changes 
channel width W. If we consider W0 as the initial channel width and x as gate displacement 
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distance, then W = W0 + x. The LMGFET sensitivity Sl at 0xx =  for motion along x direction 







= . Hence, the device sensitivity for motion along x direction in non-














,     (2.5) 










= .       (2.6) 
So, the sensitivity of LMGFET Sl is independent of gate motion and remains constant for 
)( 0WWx −≤ . For a constant VTh, the sensitivity Sl can be increased by increasing VGS and 
also by increasing VDS in non-saturation. This is another advantage of the LMGFET. 
2.3 Chapter Summary 
 Factors influencing the design of a LMGFET are described in this chapter. First, the 
work function potential difference φMS is evaluated for nickel gate structure as a function of 
silicon doping type and concentration. The effective charge density at the oxide-
semiconductor interface plays a key role in determining the device threshold voltage and 
hence the device type as being depletion or enhancement. For gate dielectric materials 
comprising of 1 µm air gap in series with 24 nm thick oxide, the n-channel device is 
depletion type when the effective charge density number 'effN  is over 8.824 × 10
10 cm-2. In 
other words, high quality oxidation process is necessary to make n-channel enhancement 
mode LMGFET. Gate oxide plays a minor role in determining the value of the effective gate 
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capacitance, whose value is essentially controlled by the air gap capacitance in a LMGFET. 
The sensitivity Sl of LMGFET is defined as the change of drain current due to the lateral gate 
motion. The values of Sl extracted from drain current equations are independent of gate 
motion in both saturation and non-saturation regions of operation. 
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CHAPTER 3. LMGFET MICROSYSTEM DESIGN 
 
A microsystem consisting of LMGFET as a sensing element is a transducer which 
converts mechanical motion into electrical signal. Figure 3.1 shows a block diagram for such 
a system. The microsystem can be divided in two parts: 1) LMGFET sensing head and 2) 
signal amplifier. The LMGFET by its very nature is composed of the moving sensor and an 
electrical signal readout circuit as the device directly converts motion to electric current. The 








3.1 LMGFET Sensing Head 
In this work, a resonant gate structure is selected as a sensor to demonstrate the 
feasibility of a microsystem design utilizing LMGFETs. In a resonant gate sensor, the 
moving gate of FET is attached to a proof mass. The proof mass with the gate is released 
from the substrate surface and is free to move under certain constraints. The proof mass 
needs to be physically supported. In MEMS technology, beams anchored to substrate are 
commonly used as a supporting structure. These beams are typically fabricated by either 






Figure 3.1: Schematics of a microsystem consisting of a LMGFET sensor. 
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surface micromachining or by bulk micromachining techniques. The supporting structure 
also performs the role of a spring to restrain the moving structure.  
Since a LMGFET device directly couples mechanical motion to electric current, the 
front part of the readout circuit is also an integral part of the LMGFET. Hence, because of 
this unique nature, the LMGFET acts as both a sensor and the front end of the readout circuit 
as indicated in Fig. 3.2 (a). Fig. 3.2 (b) shows the lumped model for the mechanical 
component comprising the moving gate of LMGFET. As shown in Fig. 3.2 (a), resonating 
gate is a part of the moving structure. The moving mechanical structure can be modeled with 
lumped parameters to analyze its mechanical behavior as shown in Fig. 3.2 (b) comprising of 
a spring, a damper and a proof mass having 1-degree of freedom.   
LMGFET is a field effect transistor. Depending on the application choice, the 
LMGFET can be designed as a depletion or an enhancement type n-channel or p-channel 
MOSFET. In this work, a p-type boron doped (100) oriented silicon wafer is used as the 
semiconductor substrate with a resistivity of 15 Ω-cm. The substrate doping concentration is 
one of the components that decide the threshold voltage of a MOSFET. Channel length L of 
30 µm and channel width W of 60 µm are utilized in this work. Phosphorus diffusion or ion 
implantation is used to form n+ drain and source regions. After formation of drain and source, 
gate oxide is thermally grown. The gate is formed next and then it is released by sacrificial 
layer etching to provide the desired gap. The gate is kept 10 µm wider than the channel 
length to ensure overlap over both the source and the drain regions after accounting for 





















Figure 3.2: (a) Schematic of a LMGFET resonator sensing head with electrical 
readout circuit setup. (b) Lumped model for the mechanical part of the 




















A readout circuit for the drain current measurement simply consists of source and 
drain of MOSFET and the series connected a load resistor RL. The readout circuit senses the  
drain current change by measuring voltage change vRL across RL in Fig. 3.2 (a). The voltage 
drop through RL will be amplified by an operational amplifier. 
3.2 CMOS Operational Amplifier 
A CMOS operational amplifier (op-amp) is designed for amplifying the electrical 
output signal from the LMGFET sensing head. Op-amp is suitable for amplifying the analog 
signal output as it offers the usual advantages of high-differential gain, high rejection of 
common-mode signal due to temperature change, noise and other drifts common to both 
devices, high input resistance, low output resistance and a large bandwidth. The op-amp is 
fabricated first on the chip prior to the mechanical resonant gate structure fabrication.  
3.2.1 Op-Amp Circuit Design 
The amplifier designed here is a two stage CMOS amplifier as shown in Fig. 3.3 (a). 
The differential signal is converted into a single-ended signal by the first stage. The second 
stage with DC level-shift provides additional gain.  
Figure 3.3 (a) shows the design of the op-amp. In the figure, the sources of p-channel 
differential input transistors, M1 and M2, are tied together. The n-MOS transistors M3 and 
M4 act as an active load for the differential amplifier. Current mirror comprising of 
transistors M5, M6 and M9 is used to bias the differential amplifier and the second gain 
stage. The transistor M8 provides the second stage gain. The p-MOS transistor M7 acts as 
active load for M8 and also provides the biasing current for the second stage. A feedback 
capacitor C is added between the output and the input of the second stage to ensure stable 
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operation with adequate phase margin. The designed operational amplifier is simulated on 
PSPICE using Level-3 MOS parameters. The PSPICE net list is extracted from the physical 
layout of the amplifier using Tanner L-EDIT 8.20 software. The op-amp layout design is 
shown in the Fig. 3.3 (b). The PSPICE net list for this design is attached in Appendix B. The 
channel width to length ratios of the MOS transistors are shown in Fig. 3.3 (a) and also 
provided along with the Level-3 model MOS parameters. 
3.2.2 Simulation Results 
Table 3.1 shows the MOS fabrication parameters used in the simulation of the op-
amp. Figure 3.4 shows the amplifier gain as a function of frequency and the phase response 
based on simulation of the designed amplifier. The simulation results indicate the amplifier to 
have a gain of 69.5 (36.84 dB) and a phase margin of 88°. The 3-dB bandwidth of the 
amplifier obtained from this simulation is 41 kHz. Simulation indicates negligible signal 
distortion at the output for a differential input as high as 0.60 mV peak-to-peak resulting in 
an output swing of 83 mV peak-to-peak. This is shown in Fig. 3.5.   
 
Table 3.1: Level-3 MOS model parameters. 
 
Parameter NMOS PMOS 
Oxide thickness (cm) 3.08 × 10-6 3.08 × 10-6 
Substrate doping (cm-3) 1.965 × 1015 1 × 1017 
Zero-bias threshold voltage (V) 0.5895 - 0.8976 
Amplitude surface inversion potential (V) 0.7 0.7 
Channel mobility  (cm2V-1s-1) 584.2 100 
Metallurgical junction depth (cm) 3 × 10-5 2 × 10-5 
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Figure 3.3: (a) Circuit design for a two-stage CMOS op-amp. (b) Layout of the op-
amp in L-EDIT. 
(b) 
M1 M2 
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VDD = 2.5 V 
VSS = - 2.5 V 
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Figure 3.4: PSPICE simulations of the designed op-amp. (a) Frequency response 
of amplifier gain in dB. (b) Phase response.  
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Figure 3.5: Steady state amplifier output response to a high amplitude 
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3.3 Chapter Summary 
 The LMGFET microsystem consists of a moving gate structure, a readout circuit and 
an amplifier. The moving gate is attached to a proof mass. The readout circuit for the drain 
current measurement consists of ion-implanted source and drain of the LMGFET and a 
resistor. The gate and the readout circuit form the LMGFET. The detected signal from the 
readout circuit is amplified by the op-amp. The op-amp is designed with L-EDIT and the 
gain and phase response as a function of frequency are simulated with PSPICE. The 
simulation of the designed op-amp shows the gain of 36.84 dB and the phase margin of 88º. 
The 3-dB bandwidth is 41 kHz.  
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CHAPTER 4. LMGFET FABRICATION 
 
The integration of micromachined devices with CMOS circuitry is one of the key 
goals of this research. Monolithic integration of a microelectromechanical structure with a 
standard CMOS process provides among other things the advantages of on-chip 
amplification and signal processing including feed-back control of the measured signal. 
Application of batch fabrication technology may also provide lower manufacturing cost. In 
addition, there is an increasing need for integrating microstructures with electronics for 
amplification and processing of signals at the point of measurement and for communicating 
with external systems as a part of an intelligent microsystem [3, 40].  
Monolithic integration usually requires post-IC fabrication of microstructures on a 
chip containing CMOS circuitry though it may also utilize a few co-IC processing steps that 
are common to both the IC and the microstructure fabrication. For the post-IC fabrication, 
microstructures must be fabricated at a low temperature typically less than 450 ºC and in 
benign chemical and radiation ambients that do not hurt the fabricated circuitry.  
This chapter is divided in three sections. The first section describes the processes 
necessary prior to fabrication of mechanical microstructures. The second part provides the 
details of a two-mask process developed in this research to form nickel plated mechanical 
structures using a low temperature post-IC fabrication technology. Finally, in the third 




4.1 Wafer Preparation 
The LMGFETs are fabricated on a p-type (100) oriented boron doped silicon 
substrate of 15 Ω-cm resistivity. The designed LMGFETs are n-channel depletion type 
MOSFETs. Ion implantation is utilized for doping selected areas on silicon wafer with boron 
and phosphorus. Phosphorus and boron ion implantation are carried out with ion energies of 
80 keV and 30 keV, respectively. For n+ source and drain regions, phosphorus is selectively 
implanted through a mask. For the LMGFET, one way to achieve gate lateral actuation is 
through electrostatic force provided by a comb-drive structure [41]. However, the comb-
drive can actuate the moving structure in vertical direction also due to electrostatic forces 
arising from the potential with respect to the plane underneath the suspended structure. 
Therefore, an equi-potential ground plane is necessary for a LMGFET to prevent vertical 
deflection of the gates. The ground plane is located underneath the suspended structure and is 
conducting layer biased at the same potential as the gate. Boron is ion-implanted on the 
substrate to form a conductive p+ ground plane layer on a p-type silicon substrate. This p+ 
region is useful to decrease leakage currents in the LMGFET.  
Prior to the ion implantation processes, a 100 nm thick oxide layer is thermally grown 
on the wafer in order to obtain the peak of the implanted dose profile to locate near the 
interface of silicon and oxide layer since the penetration depth Rp of ion implanted impurities 
are approximately 100 nm for the above given implantation energies. Without this thin oxide 
layer on top, the peak of the implanted dose would be below the surface resulting in low 
doping concentration at the Si surface. A 2 µm thick photoresist S1813 layer is applied on 
top to act as an implant-stop mask. First, the p+ region areas are delineated and implanted 
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with boron ions with a dose of 5 × 1015 cm-2 at 30 keV ion energy. Then, phosphorus implant 
areas are delineated and phosphorus ion is implanted with a dose of 5 × 1015 cm-2 at 80 keV 
to form drain and source regions.  
Annealing is necessary to recrystallize Si and to electrically activate the implanted 
impurities. Annealing heals some or all degradation of material properties such as mobility 
and minority carrier lifetime resulting from ion implantation damage. Annealing 
requirements are also related to the physical location of the damage in the semiconductor and 
affects device behavior. Post-implantation annealing at 988 °C for 3 hrs was carried out in 
this work after phosphorus and boron implantations. Implanted impurity concentration 
profile is modified due to diffusion effects during annealing. The ion concentration N, 
assuming no out-diffusion effects, is given by [42] 
( )

















































































where Q0 is the amount of material placed on the surface per unit area prior to diffusion 
(atoms/cm2), ∆Rp is the standard deviation of Rp and referred to as straggle, D the diffusion 
coefficient (cm2/s), x the diffusion distance (cm), and t the diffusion time (s). For both 
phosphorus and boron ion implantations, penetration depth Rp and standard deviation ∆Rp 
are 100 nm and 40 nm, respectively, at the energies used [43]. Diffusion coefficient for both 
phosphorus and boron is 1.2 × 10-14 cm2/s at 988 ºC [44]. 
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Figures 4.1 and 4.2 show calculated profiles of the ion implanted phosphorus and 
boron, respectively, before and after annealing. The calculated junction depth is 1.12 µm for 
phosphorus doping on the p-type 1015 cm-3 doped wafer after 3 hr annealing at 988 ºC.  
After post-implantation annealing, the oxide layer is stripped. Thermal oxidation is 
performed on the ion implanted wafer again to form gate oxide for the MOSFET. The widely 
accepted model for the oxide growth kinetics by Deal and Grove is employed [45]. 
According to the Deal-Grove model, the expression for oxide thickness x0 in terms of growth 











tAx , where B and B/A are described by Arrhenius 

















2 exp . 
In these expressions, E1 and E2 are the activation energies associated with certain 
physical processes and C1 and C2 are constants. The values for rate constants A and B are 
listed in Table 4.1 for a dry oxidation process. The corresponding values for B and B/A are 
plotted in Figure 4.3 using the parameters in Table 4.1 and their values at 988 ºC (or 1261 K) 
utilized for oxidation in this work are indicated. Using the values for B and B/A in Table 4.1, 
Fig. 4.4 shows the calculated oxide thickness versus time curves on (100) Si wafer predicted 
by the Deal-Grove model. Figure 4.5 shows the simulated oxide thickness on (100) silicon 
wafer at 988 ºC. In order to grow around 25 nm thick gate oxide, the oxidation was carried 





Figure 4.1: Ion-implanted phosphorus concentration as a function of depth in 
silicon. Implant dose is 5 × 1015 cm-2 at 80 keV through 100 nm SiO2
overlayer. (a) As implanted profile. (b) Profile after 30 min. anneal 
at 988 °C. (c) Profile after 3 hr. anneal at 988 °C. Substrate is doped 
p-type with doping density of 1 × 1015 cm-3. The junction depth is 
1.12 µm after 3 hrs annealing at 988 °C. 
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Figure 4.2: Ion-implanted boron concentration as a function of depth in silicon.
Implant dose is 5 × 1015 cm-2 at 30 keV through 100 nm SiO2 overlayer. 
Substrate is doped p-type with doping density of 1 × 1015 cm-3. 
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Table 4.1: Rate constants describing dry oxidation kinetics at 1 atm for (100) silicon [46]. 
B C1 = 7.72 × 102 µm2/hr E1 = 1.23 eV 


















Figure 4.3: Values for rate constants B and B/A for dry oxidation of (100) silicon as a 
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Figure 4.4: Calculated oxidation thickness for (100) silicon in dry O2 as a function of 
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Figure 4.5: Calculated oxidation thickness for (100) silicon at 988 °C in dry O2 as a 
function of oxidation time based on the Deal-Grove model.  
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4.2 Two-Mask Process for Post-IC Microstructure Fabrication* 
 Once the source and drain junction have been implanted and the gate oxidation 
completed, the moving gate structure needs to be formed to complete the fabrication of an 
LMGFET device. The moving gate structure is also the mechanical part of the LMGFET 
acting as a sensor or an actuator.  
 In this section, a novel two-mask process is described as shown in Fig. 4.6 to 
fabricate a free-standing mechanical structure. The first mask called the anchor mask is used 
for delineating anchor openings for the suspended structures. The second mask is for 
patterning electroplating molds and is called the mold mask. A brief overview of the 
fabrication process is given below. 
 In this research, a photoresist is utilized as a sacrificial layer. First, a photoresist is 
spin-coated as a sacrificial layer on a silicon substrate. It is then patterned using UV exposure 
through the anchor mask for opening windows for anchors (Fig. 4.6 (a)). Metal layers are 
deposited to form an electroplating base (Fig. 4.6 (b)). Another thick photoresist is utilized as 
an electroplating mold. The thick photoresist layer is spin-coated and then patterned using the 
mold mask (Fig. 4.6 (c)). In this research, two different photoresists are used as an 
electroplating mold. The patterned structure works as an electroplating mold. Nickel is 
electroplated to fill in the mold. After removing the photoresist mold layer, the metal base 
layers are etched. The sacrificial layer is then stripped away resulting in a suspended 
movable structure (Fig. 4.6 (d)). 
                                                 
* Parts of the work reported here have been published in the “Journal of Micromechanics and 
Microengineering,” vol. 13, pp. 816-821, 2003 and included here by permission. See Appendix D. The article 
can be downloaded at http://iop.org/journals/jmm. 
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Figure 4.6: A two-mask process for fabricating a free-standing microstructure. (a) 
Patterning photoresist sacrificial layer. (b) Coating Ti and Cu 
electroplating base metals. (c) Patterning resist as electroplating mold. (d) 
Suspended nickel structure after electroplating and etching off the 
electroplating mold and the base and the sacrificial layers. Reprinted by 
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thick resist mold 
electroplated nickel 
 45
4.2.1 Process Details 
Sacrificial layer is commonly employed for releasing microstructures such as 
cantilever beams, diaphragms and resonators from the substrate surface so that the latter can 
be suspended or be made free to move. A number of materials, for example, silicon dioxide 
[47], porous silicon [48, 49], phosphosilicate glass [50, 51], titanium [3], and polyimide [52] 
among others have been used as sacrificial layers.  Recently, photoresists have been also used 
as sacrificial layers [53-56]. Cui has described several advantages of a photoresist as a 
sacrificial layer [56]. These include ease with which: 1) resist coatings can be applied on a 
wafer, 2) the resist layer can be dissolved and 3) the resist layer thickness can be controlled. 
In addition, use of photoresist may require fewer number of fabrication masks and hence a 
smaller number of processing steps thereby improving process yield and reducing cost. Use 
of a photoresist sacrificial layer is also desirable since it can be dissolved easily in a benign 
solvent solution that does not hurt the fabricated circuitry.  
4.2.1.1 Electroplating Mold 
i) AZ P4620 Electroplating Mold 
In this research, Shipley S1813 resist is employed as a sacrificial layer. The desired 
thickness of the sacrificial layer is 1 - 2 µm. The S1813 resist is spin-coated at 2000 - 3000 
rpm for 60 seconds on silicon wafer, which is already ion implanted to form source, drain 
and ground plane and also has grown thermal gate oxide over the channel region. Soft baking 
for S1813 resist after spin-coating is carried out at 100 °C for 45 minutes. The spin-coated 
wafer is exposed through the anchor mask and subsequently developed in a developer 
solution. Then, S1813 resist is baked at 115 °C for 30 minutes. This is compatible with the 
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rest of the fabrication process as all the subsequent processing temperatures are below 100 
°C.  
Prior to formation of electroplating mold, an electroplating seed layer or plating base 
layer is necessary. Copper (Cu) is used here as a plating seed layer. However, since copper 
does not adhere well to silicon wafer, titanium (Ti) is deposited on the silicon wafer as an 
adhesion promoter prior to depositing the Cu layer. Plating base metal layers are deposited 
everywhere in the same deposition cycle. The plating base contacts the anchor regions 
through the opened windows in the photoresist. In this work, a DC-sputtered 100 nm thick Ti 
layer and a RF-sputtered 200 nm thick Cu layer are utilized as the plating base layers.  
A 10 µm thick Hoechst AZ P4620 photoresist is spin-coated at 2000 rpm for 50 
seconds on the electroplated base metal layers. Careful control of pre-exposure baking is 
necessary for the photoresist to successfully act as a plating mask. Usually the baking 
temperature is kept lower than the baking temperature for S1813 photoresist to prevent crack 
formation in the underlying sacrificial layer. Initially, sample is put into oven which is set at 
60 °C for prebaking. Then, oven temperature is set at 100 °C. The oven temperature ramps 
up to 100 ºC in approximately 20 minutes. The sample is kept in oven at 100 °C for 10 
minutes. Oven is then turned off and the wafer is taken out when the oven temperature 
reaches 60 °C. The mold mask is used to delineate the electroplating mold. A solution of 
Hoechst AZ400K diluted with DI water to the ratio 1:3 is utilized as a developer for AZ 
P4620. No post-exposure baking is needed. Figure 4.7 shows a plating mold in 10 µm thick 
resist after development of the exposed resist. 
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Figure 4.7: (a) Plating mold formed in 10 µm thick AZ P4620 resist for 





ii) SU-8 Electroplating Mold 
Usually, Hoechst AZ 4562 and AZ P4620 photoresist electroplating molds have been 
utilized when photoresists are applied as sacrificial layers [54-56]. However, these 
photoresist molds are not suitable for fabricating high-aspect ratio or tall microstructures. In 
contrast, SU-8 photoresist is suitable for fabricating high-aspect ratio microstructures with 
vertical sidewalls [57]. It makes fabrication of high-aspect ratio structure possible without 
using X-ray lithography. Despite various advantages of using photoresist as a sacrificial layer 
given above, photoresist as a sacrificial layer has not been previously used, to our 
knowledge, in conjunction with SU-8 electroplating mold. A normal advantage of photoresist 
sacrificial layer, arising due to the ease with which it can be dissolved in a solvent, becomes 
a drawback in this case when used with another photoresist such as SU-8. During formation 
of SU-8 electroplating mold, the sacrificial layer can be damaged. It is hence necessary to 
develop a new processing sequence for employing photoresist sacrificial layer that is 
compatible with SU-8 for microstructure fabrication. 
In this work, S1813 photoresist is tested as a sacrificial layer for employment with 
SU-8 electroplating mold. New photoresist sacrificial layer processes are developed that can 
prevent damage when used in conjunction with the SU-8 resist. First, S1813 resist is spin-
coated on silicon wafer. Soft baking and hard baking for S1813 resist are normally carried 
out at 100 °C for 45 minutes and at 115 °C for 30 minutes, respectively. Prior to formation of 
electroplating mold, Ti and Cu are sputtered as electroplating base layers. Significant 
problems were observed when a normal hard baking temperature for sacrificial layer was 
used in conjunction with the SU-8 process because both the SU-8 resist and its developer 
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readily attack S1813 photoresist baked at 115 °C even though the plating base layers are 
located between the sacrificial layer and the SU-8 resist. Microscope pictures of the 
sacrificial layer structures that have undergone normal temperature processing after SU-8 
resist coating and development are shown in Fig. 4.8. The SU-8 resist is an epoxy-type 
photoresist, consisting of epoxy, solvent and photoinitiator [58]. It penetrates the 
electroplating base metal layers near the sidewall of anchor or bonding pad areas and 
dissolves the S1813 photoresist. This is depicted in Fig. 4.8 (a). This problem is more serious 
during SU-8 developing process as indicated in Fig. 4.8 (b). High-aspect ratio structures 
require thick SU-8 films and subsequently long post-exposure developing times. This 
exasperates this problem, which may be otherwise small or inconsequential in standard 
lithography with thin photoresists.  
Figure 4.9 shows cross-section of sacrificial layer after Ti and Cu sputter-deposition 
as electroplating base. The electroplating base metal layers are not thick enough to cover the 
sidewalls of the sacrificial layer completely and evenly during metal sputter-depositions. 
Especially, the coating thickness at the boundary between the sacrificial photoresist layer and 
the anchor opening can be thin. This is a commonly observed artifact in sputtered thin films 
[59]. The sidewall film is thin enough at places for the SU-8 developer to penetrate the metal 
plating base dissolving the sacrificial layer behind it. As the SU-8 chemical penetrates into 
the film, the photoresist starts dissolving and the volume increases. This deforms the SU-8 
plating mold above it and causes the plating base film to tear as shown in Figs. 4.10 (a) and 










Figure 4.8: Microscope pictures of the S1813 photoresist sacrificial layer with normal 
baking cycles. (a) After SU-8 resist coating and (b) after SU-8 
development. Reprinted by permission. See Appendix D. 
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Figure 4.9: SEM cross-section of sacrificial layer after electroplating base deposition. 







Figure 4.10: (a) SEM cross-section of deformed SU-8 electroplating mold and torn 
plating base film due to dissolving sacrificial layer. (b) Inset details of SU-
8 deformation and torn plating base. Reprinted by permission. See 
Appendix D. 
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conduction during electroplating. Hence, a new processing sequence is needed for using 
photoresist sacrificial layer in conjunction with SU-8 resist. 
 One approach to solve this problem is to increase the thicknesses of the adhesion 
layer and the plating base seed layer. The nominal metal layers deposited thicknesses of 100 
nm and 200 nm for the Ti adhesion layer and the Cu seed layer, respectively, are apparently 
not thick enough to block the sidewall penetration. Subsequently, the plating base layer 
thickness was increased to 1 µm to cover the sidewall. This results in significant 
improvement but the problem is still not completely removed. This approach has its 
disadvantages. Thicker deposition requires a longer deposition time. Moreover, the plating 
base thickness required will increase as the sacrificial layer thickness is increased. This will 
be the case, for example, when a thicker photoresist such as AZ P4620 is used as the 
sacrificial layer.  
 The approach that is preferred here is to modify the normal sacrificial layer process. 
In order to avoid being attacked by the solvents present during SU-8 application, cycle 
temperature and time for hard baking of the sacrificial layer photoresist are modified. In case 
of S1813 photoresist used as the sacrificial layer, the normal hard baking cycle of 115 °C for 
30 minutes was changed. A new hard baking cycle of heating at 175 °C for 3 hours in oven 
prior to metal base layer deposition is found to eliminate sacrificial layer sidewall damage 
problem. In a similar manner, the AZ P4620 photoresist was examined as a sacrificial layer 
since it is a good resist to coat thicker layers in the range of 6 ~ 10 µm thickness. Due to a 
higher resist thickness, it is now even more difficult to coat the sidewall structure with metal 
layers compared to the thinner S1813 resist. So a new curing temperature was investigated. It 
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was found that after heat treatment at 200 °C for 3 hours, the AZ P4620 layer is completely 
hardened and is not affected by the SU-8 photoresist and developer. 
 In the process developed here, SU-8 photoresist is spin-coated on the electroplating 
base metal layers comprising of 100 nm Ti and 200 nm Cu. Optimization of SU-8 
lithography process parameters is critical to reduce or remove residual stress in a thick SU-8 
layer. The latter depends on details of soft baking cycle, UV exposure dose, and the nature of 
post-exposure baking cycle. The process parameters also depend on the type of SU-8 used 
and its thickness. In this work, we utilized SU-8 50 with nominal thicknesses of at least 50 
µm. After SU-8 resist has been applied to the substrate, it is soft baked to evaporate the 
solvent and to make the film denser prior to the UV-exposure. The soft baking process is 
optimized here with a multi-step heat treatment to improve adhesion and to reduce cracking. 
The soft baking process shown in Fig. 4.11 is divided into three steps. First, the resist is put 
in an oven at 50 °C. The oven temperature is ramped linearly to 96 °C at a 5 °C/min rate. For 
50 µm SU-8 mold, the resist is baked at 96 °C for 10 minutes and then cooled down to room 
temperature. The cool-down time is 1 hour.  
 During UV-lithography for SU-8 photoresist, T-topping problem shown in Fig. 4.12 
is always an issue. For example, in case of small gaps delineated in a high-aspect-ratio 
microstructure, the negative sloping sidewalls can cause blocking of the channel top. The T-
topping problem is generated due to lower wave length components below 350 nm present in 
the UV-light. In order to solve this problem, some of the lower wave length light needs to be 
filtered out. However, a large portion of the light in the 360-400 nm wavelength range must 


























Figure 4.11: Soft baking and post-exposure-baking cycle for 50 µm thick SU-8 50.
Reprinted by permission. See Appendix D. 
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the resist. A KOPP 0-52 filter whose transmittance is given in Table 4.2 is utilized for this 
purpose. The T-topping problem was almost entirely eliminated with the use of this filter as 
shown in Fig. 4.13. 
 
Table 4.2: Transmittance properties of KOPP 0-52 filter [60]. 
 
 Thickness 334 nm 365 nm 
KOPP 0-52 1.9 – 2.1 mm < 0.5 % > 65 % 
 
 The UV-exposure dose depends on thickness of SU-8. Over-exposure results in T-
topping problem.  On the other hand, being a negative resist, under-exposure has a tendency 
to undercut the SU-8 mold so adequate exposure dose is required. Figure 4.14 shows the 
failure during development caused by undercutting of SU-8 due to under-exposure. For 50 
µm SU-8 thickness, 420 mJ/cm2 UV exposure dose is used. Same process sequence as the 
one used for soft baking is utilized for post-exposure baking. The post-baked SU-8 
photoresist is developed in NANO SU-8 developer and rinsed in isopropanol, which is 
subsequently evaporated in an oven at 96 °C for 1 min. Figure 4.15 shows a portion of SU-8 
electroplating mold after development. 
4.2.2 Nickel Electroplating for MEMS 
 Electroplating is utilized to form metal mechanical microstructures including the 
movable gates for the LMGFETs. Electroplating technique has several advantages such as 
ease in deposition of patterned metal through a mold, good mechanical properties, control of 
built-in stress in metal and short deposition time. Especially, for deposition of metal layers 
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Figure 4.12: T-topping problem of SU-8. Here higher energy photons 
preferentially expose the top layers only causing wider 
exposed resist width on top compared to the bottom of a 
resist structure after development. 
Figure 4.13: Elimination of T-topping problem upon using KOPP 0-52 
filter during resist exposure. 
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Figure 4.14: Microscope picture of SU-8 electroplating mold due to 
during development failure caused by under-exposure. 
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Figure 4.15: SU-8 electroplating mold. The height of the mold is 50 µm. Reprinted 
by permission. See Appendix D. 
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several tens of micrometers thick, electroplating is the one of the most convenient techniques. 
Due to these advantages, electroplating technique is the one commonly utilized in MEMS 
fabrication. In this research, nickel is electroplated as a mechanical structure material.  
 Typically, a nickel electroplating cell is composed of an anode, a cathode, an 
electrolyte and a power supply. Additionally, an ammeter is necessary to monitor the current 
density during the electroplating. Figure 4.16 shows the electroplating setup used in this 
research. The anode is nickel, the cathode is made of a conductive material, and the 
electrolyte consists of nickel ions. The anode is supplied with a positive voltage to 
electrochemically etch the nickel. The solution gains nickel ions and the positive nickel ions 
in the solution are deposited at the negatively biased cathode. This provides a simple picture 
for nickel electroplating.  During the electro-deposition, the electrolyte is stirred to provide 
uniformity and to increase plating efficiency. 
Current passing through the plating base layer causes electroplated metal to fill up the 
opened patterns in the mold. Since the localized electroplating rate is proportional to the 
localized current density, a uniform current density over the entire seed layer is needed to 
obtain uniform electroplating thickness. In this research, after forming electroplating mold in 
thick photoresists such as SU-8 or AZ P4620, the molds are filled with electroplated nickel.  
The electrolyte is a mixture of Nickel(II) Sulfamate (Ni(SO3NH2)2), boric acid (H3BO3), and 
Lauryl Sulfate dissolved in DI water. Here, Lauryl Sulfate helps to remove hydrogen gas and 
reduce surface tension. Table 4.3 gives the electrolyte composition. In this research, DC 
power supply is used to give potential difference between anode and cathode. Nickel 
electroplating is done at a pH of 4, with bath temperature maintained in the range from 50 – 
 61










55 °C. Different current densities were utilized for electroplating. Figure 4.17 shows the 
plating rate as a function of plating current density. The plating rate per unit current density 
from Fig. 4.17 is 0.028 (µm/min)/(mA/cm2) in the range of 2.5 to 10 mA/cm2 and 0.042 
(µm/min)/(mA/cm2) in the range of 10 to 20 mA/cm2. The average roughness Ra of the 
plated nickel surface as a function of current density is also measured with Wyko NT3300 








1  where n gives number 
of measurements, iZ  gives individual data points and Z  is the mean value of the data points. 
From Fig. 4.17, at lower current densities, the roughness of plated nickel is improved. 
However, above current density of 5 mA/cm2, roughness does not seen to be affected by the 
plating current density. The roughness values vary from about 160 nm at low current density 
of 2.5 mA/cm2 to a maximum of about 240 nm on electrodeposited 40 µm thick test samples.  
 
Table 4.3: Nickel sulfamate electrolyte solution. 
 
Chemical Amount 
Nickel Sulfamate (Ni(SO3NH2)2 450 ml 
Boric Acid (H3BO3) 37.5 g 
Lauryl Sulfate 3 g 
 Add DI water to make 1000 ml electrolyte 
 
4.2.3 Sacrificial Layer Etching to Release Mechanical Microstructure 
After nickel electroplating, the electroplating mold is removed. For AZ P4620 resist, 
it can be simply stripped with acetone. NANO Removal PG between 50 to 80 °C is used to  
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Figure 4.17: Electroplating rate and average roughness vs. plating current 
density for 40 µm thick nickel film. 











































remove post exposure baked SU-8. This is followed by etching in a plasma asher with O2 gas 
to remove any remaining SU-8 resist from the surface.   
After removing the electroplating mold, the Cu seed layer is selectively etched by an 
ammonium hydroxide/copper sulfate based etchant. Buffered HF is used to etch the Ti layer. 
These etchants do not hurt the electroplated nickel structures. The sacrificial layer protects 
CMOS circuit layers, if present, during this HF etch. The exposed sacrificial layer can now 
be removed by either a wet or a dry etching process.  
Stiction is a problem associated with wet etching of sacrificial layer in MEMS 
fabrication. After sacrificial layer wet etching is complete, the capillary forces bring the 
substrate and the released structure in contact. As the etching solution or the rinsing solution 
evaporates, the physical forces keep the two surfaces in contact. This stiction phenomenon is 
especially serious for large area or long suspended structures and also when the structural 
restraining spring forces are small. For wet etching process, stiction problem can be reduced 
by first stripping the sacrificial layer in acetone or other suitable etchant under ultrasonic 
agitation. Then the etchant is replaced by methanol. The solution is boiled on a hot plate. 
Then the sample is taken out and put into oven to heat the sample rapidly at 400 ºC in 
nitrogen atmosphere. Low surface tension forces of methanol coupled with heat shock 
treatment in an inert ambient reduce stiction [3]. Dry etching process with O2 plasma asher 
can also be applied to remove sacrificial layers. This process can remove both cured and 
uncured sacrificial layers underneath the structure releasing it from the substrate.  
In this research, a wet etching and a dry etching processes are utilized. The wet 
etching process is more convenient and less requires processing time than a typical dry 
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etching process. So, the wet etching process mentioned above was utilized for the hard-baked 
sacrificial layer at 115 ºC. Figure 4.18 shows the SEM picture of a LMGFET fabricated by 
utilizing the normal hard baking process for the sacrificial layer. However, the photoresist is 
not dissolved by acetone after being cured at 175 ºC for 3 hr. For that case, the dry etching 
must be applied to etch the sacrificial layer underneath the moving structure. The structure is 
released from the substrate upon using a plasma asher to etch the cured sacrificial layer as 
shown in Figs. 4.19 and 4.20. Figure 4.19 shows a comb-drive structure, which has been 
fabricated with S1813 sacrificial photoresist layer in conjunction with SU-8 used as an 
electroplating mold. The structure in the middle part has two anchors which support the 
raised body mass. Figure 4.20 shows the free-standing comb-drive nickel structure with 10 
µm air gap obtained by dry etching AZ P4620 as the sacrificial layer.  
4.3 Monolithic Post-IC Microsystem Integration on a Chip 
Figure 4.21 shows the layout of the designed CMOS chip and the microphotograph of 
the fabricated chip received from foundry. The chip size is 2 mm × 2 mm. Since the CMOS 
circuitry is received in the form of a chip and not a wafer, post-IC microstructure fabrication 
will require monolithic chip-level integration. The chip-level integration needs additional 
processes which are not required in a wafer-level integration process.  
For post-IC chip-level integration of mechanical structure on the CMOS chip, the 
two-mask process as described in section 4.2 is utilized. Prior to using the two-mask process, 
the chip is mounted on a bare silicon wafer which is used as a chip carrier using AZ P4620 
photoresist. Four Si wafer pieces having same thickness of the CMOS chip surround the chip 
without any gap. All these pieces are also mounted on the silicon wafer carrier with the same  
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Figure 4.18: LMGFET with serpentine retaining springs suspended from 





Figure 4.19: (a) The nickel comb microstructure is released from the surface with a 2 
µm air gap upon dry etching S1813 photoresist as a sacrificial layer. (b) 





Figure 4.20: (a) The combs are released from the surface with a 10 µm air gap 
utilizing dry etching AZ P4620 photoresist sacrificial layer. (b) Inset 






Figure 4.21: (a) Layout of the designed chip in L-EDIT. (b) Microphotograph 




photoresist. The wafer is baked at 100 °C for 30 minutes to cure the photoresist utilized as a 
paste. Then, sacrificial layer formation and metallization for electroplating base are carried 
out on the wafer. It is necessary to check electrical connection between each piece with 
ohmmeter after plating base layer metallization.  
During the two-mask process, in order to etch the Ti layer employed as an adhesive 
layer between silicon substrate and Cu, buffered HF is utilized, which is generally not 
compatible with CMOS circuitry. However, the etchant could not attack the circuitry since 
the photoresist sacrificial layer protects the circuitry from etching.  The mechanical 
microstructure is then successfully integrated on the 2 mm × 2 mm sized CMOS IC chip as 
shown in Fig. 4.22. Here, AZ P4620 photoresist is utilized as an electroplating mold. 
4.4 Chapter Summary 
 Prior to fabricating mechanical structure of LMGFET, source and drain regions were 
formed by 80 keV phosphorus ion implantation on p-type Si substrate. In addition, 30 keV 
boron ion implantation was carried out to form ground plane underneath the movable gate 
structure. Post-implantation annealing was carried out at 988 ºC for 3 hrs resulting in 
formation of 1.12 µm deep source and drain junctions on a 1 × 1015/cm3 boron doped silicon 
wafer. A 24 nm thick gate oxide was grown in dry oxidation process at 988 ºC for 40 min.  
 A two-mask process was developed for post-IC fabrication of microstructures. In 
order to release mechanical structure from the substrate, S1813 photoresist was investigated 
as a sacrificial layer in this research. Two thick photoresists were utilized as electroplating 
molds. First, 10 µm thick AZ P4620 was used as a plating mold. The experiment showed that 
AZ P4620 could be successfully used in conjunction with S1813 resist as a sacrificial layer  
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Figure 4.22: (a) LMGFET integrated by a two-mask post-IC process developed in 
this research on a CMOS IC chip containing an operational amplifier. 








baked at 100 ºC for soft baking and at 115 ºC for hard baking. However, SU-8 photoresist 
used as a plating mold damaged similarly baked sacrificial layer lying under the 
electroplating base layers. Hence, a new fabrication process was investigated. Initially, the 
thickness of electroplating base layers was increased up to 1 µm.  This showed some 
progress. However, plating base layers with even greater thickness is required as the 
thickness of the sacrificial layer is further increased. Therefore, a new curing process for the 
sacrificial layer was studied. The damage of sacrificial layer due to the SU-8 process was 
completely solved by baking the S1813 at 175 ºC for 3 hrs. Next, AZ P4620 photoresist was 
employed as a sacrificial layer in conjunction with SU-8. The optimal curing temperature for 
AZ P4620 photoresist for successful employment as a sacrificial layer for this case was found 
to be 200 ºC for 3 hrs.  
 For SU-8 process, stress in the SU-8 film is an issue. The stress can be eliminated by 
controlling the SU-8 baking cycle. The process parameters depend on the type of SU-8 and 
its thickness. In this research, a multi-step heat treatment was proposed to improve the 
adhesion between the SU-8 and the substrate and to reduce the cracking problem frequently 
observed on SU-8 films. T-topping effect was observed due to the low wave length of UV-
light during exposure. Use of KOPP-052 filter reduced the low wave length light component 
and almost entirely eliminated the T-topping problem.   
 Finally, the two-mask process was utilized to demonstrate monolithic post-IC 
integration of mechanical microstructures on a CMOS IC chip. Moving gate of a LMGFET 
was used as a vehicle to demonstrate this monolithic microsystem integration process. The 2 
mm × 2 mm sized chip fabricated from foundry was utilized to demonstrate this integration 
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process. The mechanical microstructure was successfully monolithically integrated on the 
CMOS chip to form an integrated microsystem. 
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CHAPTER 5. RESULTS 
 
In this section, a single gate LMGFET and differential pair LMGFETs are considered 
as sensors or actuators for a microsystem. The mechanical properties of the fabricated 
microstructures are extracted from analytical solution or finite element analysis. Electrical 
behavior of the fabricated devices is measured, analyzed and discussed based on the 
measured data.  
5.1 Single Gate LMGFET 
 A single gate LMGFET is fabricated on a p-type (100) oriented silicon wafer of 15 
Ω-cm resistivity using the two-mask process described in chapter 4. The mechanical 
behavior of the fabricated device is extracted from electrical measurements. 
5.1.1 Microstructure Design 
First, a simple test device is designed consisting of a moving proof mass that includes 
the gate of FET, a serpentine or meander spring structure and a comb-drive structure as 
shown in Fig. 5.1. The serpentine spring structure of Fig. 5.1 works as a flexible spring in 
lateral x direction. Two anchors support the suspended movable structure. The spring is 
considered as a multiple (n) guided-end structure for analyzing its spring constant in x 
direction. The force is concentrated at the center of the structure. The analytical equations for 
spring constants of a simple beam and a guided-end beam are given in Appendix C. If it is 
assumed that the segments of length L1 along x direction are not deformed in the x and y 
direction under the x directional force, the spring constant value kx along x direction for a 
serpentine structure is given by 
 75
 
Figure 5.1: The microstructure design for the first generation LMGFET. (a) Entire 






































Ehkx         (5.1) 
where E is Young’s modulus, h and w are thickness and width of the serpentine structure, and 
n is the number of segments of length of L2 along the y direction. The multiplication factor of 
2 in Eq. (5.1) reflects the presence of two serpentine spring arms in the structure shown in 
Fig. 5.1. The values of pertinent parameters used in this work are listed in Table 5.1. The 
value for Young’s modulus of electroplated nickel depends on current density used during 
deposition [61]. Here, the structure is deposited at 5 mA/cm2 hence the value of E is chosen 
as 200 GPa. The calculated value for spring constant for our design from Eq. (5.1) is 225 
N/m. 
 
Table 5.1: Mechanical design parameters for the electroplated nickel microstructure  
design shown in Fig. 5.1. 
 
Parameter Serpentine structure 
Spring lengths L1, L2  L1 = 30 µm, L2 = 185 µm 
Spring width w 17.5 µm 
Structure thickness h 6 µm 
Gap between combs g  12.5 µm 
Density of nickel 8910 kg/m3 
Effective mass of movable structure meff 7.0 ×10-9 kg 
Poisson’s Ratio 0.31 
Young’s Modulus of electroplated nickel 200 GPa 
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The microstructure in Fig. 5.1 is fabricated by the two-mask process described in 
chapter 4 with S1813 photoresist used as the sacrificial layer and AZ P4620 resist used as the 
electroplating mold. Figure 5.2 shows a microscope picture of a fabricated single gate 
LMGFET device with a comb-drive for actuating the gate. n+ source and drain regions 
appear gray in the microphotograph. The details of the electroplating mold and the fabricated 
microstructure observed under SEM are shown in Fig. 5.3. The structure is released from the 
substrate with a gap of 1 µm except at the anchors. In this prototype test device, the gate is 
designed to partially cover the channel so that gate motion in either direction results in a 
change in the transistor drain current. 
5.1.2 Gate Motion Measurement 
Figure 5.4 shows the circuit layout for applying the electrostatic force and for 
measuring changes in drain current ID with gate motion. Vertical forces in the device are 
eliminated by keeping the substrate and the moving gate at the same potential. The gate 
motion is derived from a driving voltage applied to the fixed anchor of a comb-drive. The 
moving gate electrode of the comb-drive is kept at ground potential along with the source 
and the substrate of the FET. 
The voltage applied to the comb-drive is VDC + Vmsinωt. The lateral comb-drive 
electrostatic force Fel is the negative of the first derivative of stored potential energy with 





































Figure 5.2: Microscope picture of a fabricated single gate LMGFET device on a chip 
































Figure 5.3: (a) SEM picture of the electroplating mold in thick resist. (b) SEM picture of 
the electroplated nickel microstructure after the mold is dissolved and the 
sacrificial layer is removed. The inset shows that the movable structure is 





























Figure 5.4: Circuit for observing changes in drain current iD with gate motion W(t).
vac = Vm sinωt 
VDC 
VDD






Here, C is the capacitance of the comb fingers with an overlap distance of x, VDC is the DC 
voltage applied to the comb-drive, Vm and ω are the amplitude and angular frequency of the 
AC signal applied to the comb-drive and t is time. The change of capacitance with motion for 






∂  [41], where α is a form factor that includes 
the effects due to fringing fields, N is the total number of gaps between fingers of the moving 
part and the fixed part, ε0 is permittivity of free space, h is the height of the comb fingers and 




hNF mDCel ωαε +−= . This force must be balanced by the retaining spring 
forces.  
The gate motion is derived from a driving voltage applied to the fixed anchor of a 
comb-drive and is observed as a voltage change vRL across the load resistor RL in Fig. 5.4. 
The moving gate electrode of the comb-drive is kept at ground potential along with the 
source and the substrate of the FET as shown in Fig. 5.4. The gate motion W(t) for a driving 
voltage comprises of a DC component, an AC sinusoidal component of angular frequency ω 





















































m      (2nd harmonic). (5.2) 
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Here, kx is spring constant of the serpentine retaining springs, Cx is the damping factor, ω is 
the angular sinusoidal forcing frequency and meff is the effective mass of the moving 










































.                             (5.4) 
Note that the fundamental term is proportional to the product (VDC⋅Vm) while the 
second harmonic term is proportional to (Vm)2. Hence, we can neglect the second harmonic 
term for Vm values small compared to VDC. This is seen from oscilloscope pictures in Fig. 5.5. 
Here vac and vRL are shown for two different values of vac. The AC signal frequency and the 
magnitude of VDC are kept constant. As seen from Fig. 5.5 (a), there is no significant 
distortion in the AC wave shapes for vac and vRL for values of Vm << VDC = 38 V. This is 
expected since the second harmonic term is small. Significant distortion in wave shape for 
vRL is observed for a higher magnitude of vac in Fig. 5.5 (b) as contribution due to the 2nd 
harmonic term can no longer be neglected.  
Figure 5.6 gives amplitude ID of AC drain current iD as a function of Vm for two 
different frequencies. VDC value is kept constant at 38 V. From the results, the sensitivity Sel, 
the ratio of change in AC drain current to change in AC voltage to comb-drive of the test 
device, is observed of 2 nA/V at 5 Hz and 1.43 nA/V at 25 Hz.  
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Figure 5.5: Oscilloscope pictures of input voltages vac sinωt and output voltage
vRL for VDC = 38 V. (a) Vm = 2.9 V peak at 25 Hz, vRL = 4.2 mV 
peak; (b) Vm = 24.4 V peak at 25 Hz, vRL = 79 mV peak. RL = 1 MΩ









Figure 5.6: Amplitude ID of AC drain current iD as a function of amplitude 
of AC forcing function for two different frequency values. VDC
= 38 V. 












5.1.3 Mechanical Parameter Extraction 
Figure 5.7 shows the input AC gate voltage, and output AC voltage drop vRL at the 
load resistance RL for VDC = 38 V and frequency 25 Hz. By utilizing curve-fitting technique, 
the value for damping factor Cx for the microstructure can be extracted by utilizing Eq. (5.1) 
and (5.2). The value of kx is known from Eq. (5.1). Different values for damping factor are 
replaced in Eq. (5.2). Figure 5.8 is obtained by adding the curve-fitted components of the 
fundamental and the 2nd harmonic in Eq. (5.2). This is plotted for comparison with the output 
signal in Fig. 5.7 (b). Inset in Fig. 5.7 indicates the curve-fit to the observed response. The 
curve-fitting process for the data shown in Fig. 5.8 yields the damping factor Cx value of 
0.0646 N⋅s/m. The extracted values of φ1 and φ2 in Eq. (5.3) and (5.4) for this case are 0.41° 
and 0.82°, respectively. 
The extracted value for Cx from the curve-fitting process with the calculated value for 
kx for our design give the amplitudes for the DC, the fundamental and the 2nd harmonic 
components in Eq. (5.2) to be respectively 0.154, 0.276 and 0.035 nm. These are extremely 
small distance values and were extracted from measurement without resorting to any 
sophisticated measurement technique. However, a direct confirmation of accuracy of the 
displacement extracted has not been done in this work. Nevertheless, LMGFET indeed has 
potential to be used for extremely small sensing motion or actuation and for precise control 
of position for very small displacements perhaps in the nm range. 
The LMGFET device has demonstrated direct conversion of motion to current. Since 
small changes in device current can be easily measured electrically, the device behaves as a 
sensitive position sensor or actuator perhaps into nanometer range. 
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Figure 5.7: (a) The input AC gate voltage and (b) Measured and curve-fitted vRL





Figure 5.8: Fundamental and 2nd harmonic displacement values in Eq. (5.2) extracted 
from measured data in Fig. 5.7.  
fundamental 
ac response 








5.1.4 DC Current-Voltage Characteristics 
The DC measured current-voltage (I-V) characteristics of the fabricated n-channel 
depletion type LMGFET device in Fig. 5.2 are shown in Fig. 5.9 for three different VGS 







=  is plotted as a 
function of VDS in Fig. 5.10.  
For small VDS, the simplified drain current ID in the linear region is given as 















. From Eq. (2.4) in saturation region, the mutual transconductance gmsat 
































 .  (5.5) 
From Fig. 5.10, 03.0=msatg  mA/V and ID = 0.38 mA at VDS = 30 V and VGS = 0 V. From Eq. 






2 . Therefore, VTh 
= – 25.3 V using ID = 0.38 mA at VDS = 30 V and VGS = 0 V from Fig. 5.9. Since incremental 
channel conductance msatgg ⋅= α  in non-saturation region for small VDS and 044.0=g  
mA/V for small VDS values from Fig. 5.9, the value of α = 1.465 is obtained. Since for VSB = 












+= .        (5.6) 
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Figure 5.10: Mutual transconductance gm in strong inversion as a function of VDS. 
Figure 5.9: Current-voltage (I–V) characteristics of a LMGFET for three 
different gate to source VGS voltage values. 
VGS =   1.5 V 
VGS =   0 V 
VGS = - 1.5 V 
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The value of the effective capacitance per unit area 'effC  from Eq. (5.6) is 8.242 × 10
-9 F/cm2. 
This value of 'effC  implies an effective air gap of only 107 nm and not 1 µm. However, 
'
effC  
includes the effects of parasitic and fringing capacitances that are not directly accounted for 
in this calculation. From Eq. (2.1), ( ) 27''' /1024.22 cmCQCVQ deffFThMSeff −×=−+−= φφ  for 
this device. This gives 12' 104.1 ×=effN cm
-2. Using these extracted parameters, the mobility 
µn in the channel is calculated as 316 cm2/V⋅s. 







































































≥ , which is 2.4 mA/V from Fig. 5.9. Here, gds reflects 
current in excess of ideal long-channel MOSFET current due to leakage.  
5.2 Differential Pair LMGFETs 
In section 5.1, the behavior of the first generation single gate LMGFET was 
presented. In this section, results on differential pair LMGFETs are presented. Figure 5.11 
shows a differential pair LMGFET microsystem which can be utilized as an accelerometer or 
a position sensing element. LMGFET is a transducer that produces an electrical signal 





































Figure 5.11: Layout of a differential pair LMGFET structure with serpentine retaining
spring structure. Anchors are connected to the silicon wafer and n+




5.2.1 System Design 
A p-type (100) oriented boron doped silicon substrate of nominal 15 Ω-cm resistivity 
is utilized to fabricate n-channel depletion type MOSFETs. The source and the drain are 
formed by phosphorus ion implantation. Boron is doped to form p+ region underneath the 
moving gate structure that lies about the p-type substrate to provide a highly conductive 
ground plane. A thermally grown oxide is utilized as the gate oxide. The channel length L is 
30 µm and the channel width W is variable with a travel span of ± 30 µm. The device is 
designed to operate in the differential mode as shown in Fig. 5.11. Here, as the gates move 
due to external stimulation, current through one MOSFET increases while that through the 
other MOSFET decreases. The gates are designed so that the channels are partially covered 
by the gates under no external stimulation. The differential configuration offers the usual 
advantages in performance and noise immunity. 
For the mechanical design and simulation, the width w shown in Fig. 5.1 (b) of 
serpentine spring structure is 20 µm and the height h is 50 µm. Other simulation parameters 
are given in Table 5.2. 
The spring constant and resonance frequency of the mechanical structure depend on 
the geometrical parameters so the mechanical sensitivity of the device is controlled by 
changing the design of the structure. According to finite element analysis (FEA) simulations, 
the spring constant of the serpentine spring structure is 490.9 N/m. The effective mass is 3.04 
× 10-8 kg for the structure. The first resonance frequency of the structure is 20.2 kHz. 
Displacements along directions other than the one along the width of the channel 
need to be considered in a practical device. Figure 5.12 shows the first three resonance 
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Figure 5.12: The first three resonance modes for structure in Fig. 5.11 given by 
FEM simulations. (a) First resonance mode at 20.2 kHz is along x
direction. (b) Second resonance mode at 23.8 kHz and is along z
direction that is perpendicular to the plane of the paper in Fig. 5.11. 
This figure is tilted somewhat to show motion along z direction. (c) 







  (a)                                      (b)                                  (c) 
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frequency values and mode shapes obtained from ANSYS FEA simulations. As shown in Fig. 
5.12, under the first resonance, the gate motion is parallel to the width of the FET channel 
(i.e. along the x direction). The first resonance frequency of 20.2 kHz is independent of h if 
h/w >> 1. However, the second resonance mode motion is perpendicular to the substrate (i.e. 
in the z direction) and its resonance frequency increases as the thickness increases. The 
motion is along the direction perpendicular to the plane of the paper in Fig. 5.12. Thus 
increasing the structure aspect ratio can move the higher modes further away from the first 
resonance mode. Figure 5.13 shows SEM photographs of the electroplating mold and the 
fabricated differential LMGFET microstructure with S1813 resist as sacrificial layer and SU-
8 resist as the electroplating mold. 
 
Table 5.2: Mechanical design parameters for the differential LMGFET structure shown in 
Fig. 5.11. Geometrical spring parameters are defined in Fig. 5.1. 
 
Parameter Serpentine spring structure 
Beam lengths L1, L2 L1 = 30 µm, L2 = 180 µm 
Beam width w 20 µm 
Structure thickness h 50 µm 
Nickel density 8910 kg/m3 
Nickel Poison’s ratio 0.31 
Young’s modulus for electroplated nickel 200 GPa 





Figure 5.13: (a) 60 µm thick SU-8 electroplating mold. (b) 50 µm thick
suspended nickel structure. 
(b) 
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5.2.2 C-V Measurements 
In order to analyze device properties, capacitance-voltage (C-V) measurement of two 
terminal MOS structures with aluminum gates is carried out. Silicon substrate is boron-doped 
with 15 Ω-cm resistivity. 24 nm thick oxide is thermally grown on the silicon wafer. The C- 
V measurement results on this two terminal MOS device are shown in Fig. 5.14. The 
semiconductor flat band capacitance per unit area FBspC
















710439.1 −×=  F/cm2. Therefore, the flat band capacitance 'FBC  per unit area is given by 








C . From Fig. 5.14, this corresponds to flat band 






V −= φ . At room temperature, the work 
function of silicon doped p-type with NA = 1015 cm-3 is 4.998 eV and the work function of 












++−= φχφφ  
and ( ) '' oxFBMSeff CVQ −= φ = 2.305 × 10-7 C/cm2. Therefore, the effective charge density at the 
oxide-silicon interface is q × 1.44 × 1012 /cm2.  The value of 'effQ  is process dependent and its 
high value obtained in this work reflects non-optimal thermal oxidation process in our 
laboratory as the oxidation furnace is not located in a cleanroom. 
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Figure 5.14: High-frequency C-V measurement on a two terminal MOS 
device. VGB is gate to silicon substrate voltage. VFB = - 2.5 V, 
359.0/ '' =oxFB CC . 















5.2.3 DC Current-Voltage Characteristics 
First, the drain current ID of the fabricated LMGFET is measured as a function of the 
drain to source voltage VDS. As shown in Fig. 5.15, for a fully covered gate (channel width W 
= 60 µm), the applied gate to source voltage VGS is initially 0 V and is decreased in steps of - 
1.6 V. From Fig. 5.15, 1375.0=msatg mA/V and ID = 0.75 mA at VDS = 20 V and VGS = - 1.6 
V. From Eq. (5.5), the threshold voltage of the device VTh is – 12.5 V. Using this effective 
value of threshold voltage, the effective capacitance per unit area 'effC of the device can be 


























−= . From this, the 
effective device capacitance 'effC  is 1.71 ×10
-8 F/cm2 since 'effQ  is known from C-V 
measurement of Fig. 5.14. This value of 'effC  implies an effective air gap of only 52 nm and 
not 1 µm. This may be due to the fact that neither the large parasitic nor the fringing 
capacitance effects have been considered in this simple model. The value of α for VSB = 0 V 












+=  and can now be calculated. Substituting for parameter values 
on the right hand side gives α = 1.706 for this device. Now, the remaining unknown 
parameter is electron mobility µn in the channel. The mobility value can be extracted from 
the I-V curves in Fig. 5.15 at small value of VDS. For small VDS, drain current is simply 













∂ 'µ .  From this,  
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Figure 5.15: Current-voltage (ID-VDS) characteristics of a LMGFET with different 





0 0                                        10                                       20 
VDS (V)  
VGS = 0 V 
VGS = - 1.6V 
VGS = - 3.2V 
VGS = - 4.8V 
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µ cm2/V-s. This value is typical 
of observed value for electron channel mobility in silicon.  
Figure 5.16 shows the I-V measurements with varying gate positions over the 
channel. The channel motion is achieved by carefully mechanically pushing the movable gate 
structure with a micro-manipulator. However, it could entail some motion in the vertical 
direction. The gate is free to move and returns to its original position when the force is 
removed. However, vertical motion will also give rise to an increase in the drain current. The 
sensitivity to small vertical motion is small for a large value of air gap as given in Appendix 
A and is not considered in the analysis here.  
As shown in Fig. 5.16, the total change of drain current is - 0.24 mA by the 60 µm 
change of gate position at VDS = 10 V and VGS = 0 V. The average sensitivity WI D ∂∂ of the 
fabricated LMGFET is - 4 µA/µm at VDS = 10 V and VGS = 0 V. Therefore, the differential 
pair LMGFET has a sensitivity of - 8 µA/µm. The device has a negative sensitivity value for 
WI D ∂∂  while, as discussed in chapter 2, the enhancement type device is anticipated to have 
a positive sensitivity. This will be further discussed later in this subsection. 
The fabricated LMGFET microstructure consists of nickel gates with 1 µm air gap 
between the top of the gate oxide and the bottom surface of the nickel gate. For the ideal 
case, the threshold voltage for 1 µm air gap with 'effQ  of q ×1.44 × 10
12 /cm2 is - 246 V. 
However, for the fabricated device, the effective threshold voltage of the device shows only - 
12.5 V as determined from experimental measurements.  
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Figure 5.16: Current-voltage (ID-VDS) characteristics for three different gate positions. 
W is width of the channel covered by the gate. VGS = 0 V. 
W = 0 µm  
W = 18 µm  









    0                                    10                                   20 
VDS (V)  
ID (mA) 
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Partially covered gate structure needs to be examined to understand the behavior of 
uncovered gate area. Figure 5.17 shows schematic of the device for case when the gate 
partially covers the channel. From Fig. 5.16, for the case of partial channel coverage of 18 
µm by the gate, the drain current ID is 0.66 mA at VDS = 4 V and VGS = 0 V. For the structure 
as shown in Fig. 5.17, two kinds of drain currents have to be considered depending on 
whether the channel lies under the area covered by the gate or under the area not covered by 
the gate. Therefore, the drain current ID is the sum of the two separate drain currents ID1 and 
ID2. 21 DDD III += , where ID1 is for the current in the portion covered by the gate and ID2 is 
the current in the portion not covered by the gate. 
Utilizing the parameters which are extracted from fully covered (W = 60 µm) 
structure, the value for ID1 is obtained. Since µn = 468 cm2/V⋅s and ' 1effC  = 1.71 × 10
-8 F/cm2 



















µ  mA. 
Here, VTh1 = - 12.5 V corresponds to threshold voltage of the device under the gate. 
Therefore, the contribution of ID2 = 0.66 mA - 0.175 mA = 0.485 mA at VGS = 0 V and VDS = 









































2 += , 
respectively. The current equation can be solved for ' 2effC  since it is now the only unknown.  
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Figure 5.17: Schematic of partially covered moving gate structure. W is 








For this case, ' 2effC  is 6.51× 10
-9 F/cm2. For the uncovered part of the device, VTh2 = - 33.08 
V and α2 = 2.85. As expected, ' 2effC  is smaller than the value for 
'
1effC  obtained for the device 
for the portion covered by the gate. However, the value of ' 2effC  indicates a significant 
amount of net effective parasitic capacitance. This may be due to the parasitic capacitance 
arising between the moving gate structure not overlapping the FET and the substrate. This 
parasitic capacitance needs to be reduced in future LMGFET designs. 
A simplified model of the depletion device drain current can be expressed in non-




















































   (5.7) 
and in saturation region by  









































I , (5.8) 
where W is the channel width covered by the gate and Wc is the entire channel width. Using 
these equations, the drain current for W = 0 for this case for channel completely uncovered 
by the gate yields a current of 1.09 mA at VDS = 8 V. Utilizing the extracted parameters for 
the LMGFET, the drain current is plotted in Fig. 5.18 as a function of gate position utilizing 
Eqs. (5.7) and (5.8). For saturation region, drain current difference between fully covered 
gate FET and uncovered gate FET is 0.44 mA. Figure 5.19 (a) shows the comparison of the 
measured I-V characteristics with the ones obtained from the simplified LMGFET model and  
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W = 0 µm 
W = 18 µm 
W = 30 µm 
W = 60 µm 




















Figure 5.18: I-V characteristics from a simplified LMGFET model given by Eqs. 
(5.7) and (5.8) as a function of changing gate position. 
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Figure 5.19: (a) Comparison of measured I-V curves in Fig. 5.16 with those 
obtained by a simplified LMGFET model in Fig. 5.18. Number 
over each line indicates value for W in µm. (b) Same as (a) but 
now LMGFET model of Eq. (5.9) is used for calculating saturation 
current values. Broken lines indicate values obtained from the 
model calculations. 
W = 0 µm  
W = 18 µm  
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shown in Fig. 5.18.  As shown in Fig. 5.19 (a), the model matches the experimental data very 
well in non-saturation region but fails to account for the leakage current in the saturation 
region. In Fig. 5.19 (b), a more accurate model in saturation can be given by modifying Eq. 
(5.8) by 























































,  (5.9) 
where gl is leakage resistance given from experiment. For this device, the value of gl = 1.0 - 
1.2 × 10-8 Ω-1. Hence, the sensitivity of the LMGFET is - 5.3 µA/µm at VDS = 10 V and VGS = 
0 V from modeling. 
 From C-V measurement, 'effQ  is given by 2.305 × 10
-7 C/cm2. If we assume entire 
'
effQ  in the uncovered area is essentially balanced by the charges in the semiconductor, 
'
effQ  
is expressed as the sum of fixed charge density 'dQ  in the depletion region and the mobile 
charge density 'mQ  in the channel. Or 
'''
mdeff QQQ += . Here, 
8' 10396.1 −×−=dQ C/cm
2 for 
NA = 1015 cm-3. Therefore, 'mQ  in the channel is 2.445 × 10
-7 C/cm2. The sheet resistivity 'sρ  







ρ  Ω/sq.  
The channel resistance )(uncR of the uncovered channel is given by Wc
LR sunc
'
)( ρ=  
4208
60






∂  of fully uncovered channel case is 0.24 mA/V for 
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 is 0.238 mA/V.  
5.3 Discussion 
First, a single gate LMGFET with depletion mode n-channel MOSFET was fabricated 
and electrically measured. The device current was demonstrated to be a function of gate 
position. From the electrical measurements, mechanical parameters such as damping 
coefficient, displacement and sensitivity value for the microstructure were extracted. The 
results show that the device is highly sensitive to motion and can possible detect 
displacement in nanometer range. From current-voltage measurements, the electrical 
parameters of the device such as threshold voltage, effective capacitance, and electron 
mobility in channel were also calculated. Leakage current was observed in these devices in 
saturation.  
 Differential pair depletion type LMGFETs are designed and fabricated. The 
mechanical behavior of the structure was simulated with ANSYS. In this experiment, the 
effective charge density in oxide layer and at the interface between the oxide and the 
semiconductor was extracted from C-V measurements. In addition to the result of C-V 
measurement, I-V measurement of device characteristics gave the information on threshold 
voltage, effective capacitance of channel, and mobility. The drain current change was also 
measured by changing the moving gate position. The change in drain current with respect to 
the travel distance of the gate is m
mA
µ60
24.0−  at VDS = 10 V and VGS = 0 V. The measured 
average sensitivity of the fabricated depletion type LMGFET is hence - 4 µA/µm at VDS = 10 
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V and VGS = 0 V. As discussed earlier, vertical motion is not considered here while moving 
the gate mechanically for current measurements. This may result in some error. However, the 
current sensitivity to vertical motion is small for large air gap as given in Appendix A and 
this assumption may be acceptable for the case here. 
The experimental results show some differences the theoretical analysis established in 
chapter 2. The depletion type device showed a negative value for sensitivity with gate motion. 
Since the channel is already formed and the effective capacitance is decreased as the covered 
channel width is decreased. Therefore, the threshold voltage is more negative for uncovered 
channel. This results in a negative sensitivity of the depletion type device. The current device 
has significant parasitic capacitance. Future design needs to reduce these parasitic values. 
Better fabrication condition can reduce the effective oxide charge density. A glove box 
arrangement or a packaging for device testing is necessary to avoid device exposure to 
moisture. The behavior of the depletion type LMGFET is more complex and more work is 
needed to develop an accurate model for the device.  
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CHAPTER 6. LMGFET APPLICATIONS 
 
The basic LMGFET has linear current response to mechanical motion. This 
characteristic is useful in many sensor and actuator applications. In addition to the linear 
response, LMGFET has several other advantages such as capability for large displacement 
and detection of small magnitude of motion. Ability for on-chip monolithic integration gives 
added advantage of on-chip signal processing and feed-back capability, lower cost and 
improved performance. In this chapter, we describe some potential applications of the 
LMGFET as a sensor and an actuator.  
6.1 LMGFET as a Microsensor 
6.1.1 Position Sensor or Accelerometer 
Micromachined accelerometer sensors along with pressure sensors have a large 
commercial market. Large volume demand for accelerometers includes automotive 
applications to improve vehicle performance and to implement safety and stability features.  
The LMGFET accelerometer combines two transduction processes. The primary 
transducer converts the acceleration into a displacement of the moving gate, and a secondary 
transducer converts the gate displacement into an electric signal. The mechanical structure 
consists of a proof mass that includes gate structures of MOSFETs suspended by compliant 
beams anchored to the substrate.  
External acceleration applied to the suspended structure results in displacement of the 
moving FET gates. Figure 6.1 shows working principle of a LMGFET microaccelerometer. 







,        (6.1) 
where meff is the effective mass, Cx is the damping coefficient in x direction, and kx represents 






x = , where ax is 





 gives the sensitivity of the accelerometer. 
Figure 6.2 shows the layout of a differential mode LMGFET microstructure for 
application as a position sensor or an accelerometer. LMGFET is utilized here in a 
differential configuration for measuring lateral displacement of the microstructure. The 
design criterion for LMGFET accelerometer should provide freedom of motion along the x 
direction and restrain the structure from motion in y direction to prevent the gate from going 
off the channel area. Therefore, the spring constant along the y direction must be much 
higher than that along the x direction. Folded beam is utilized here as a compliant spring due 
to a low spring constant along the gate motion or x direction compared to the y direction, 











Ehwk 2=  in y direction [41]. The spring constants are 
increased by increasing the height h of the structure and decreased by expanding the length 
of beam Lb. 
Table 6.1 gives the designed geometrical parameter values and properties of 
electroplated nickel used for the mechanical structure. Using the analytical equations for 
spring constant, the spring constant in x direction kx of the folded beam structure is 44.9 N/m. 
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moving proof mass 





Figure 6.2: (a) Layout of a differential LMGFET pair for position sensing or 





































of the folded beam for the geometry given in Table 
6.1 is 1995. High stiffness ratio is desired in this application. The structure resonance 
frequency for motion along x direction is 7.9 kHz. The spring constant and resonance 
frequency of the mechanical structure depend on the geometrical parameters so the device 
sensitivity is controlled by changing the geometrical parameters of the structures. The 
sensitivity of the device for the structure geometry given in Table 6.2 is 40.91 µg/µm, where 
acceleration due to gravity g is 9.8 m/s2.   
 
Table 6.1: Design parameters for the structure in Fig. 6.2. 
 
                                                Spring type 
 Parameters Folded Beam 
Beam length, Lb  670 µm 
Beam width, wb  15 µm 
Structure thickness, h  10 µm 
Density  8910 kg/m3 




nickel Young’s Modulus E  200 GPa 
Effective mass, meff 1.80×10-8 kg 
  
Figure 6.3 shows SEM picture of the fabricated LMGFET pair as a sensing head. It is 
suspended from the surface and supported with two anchors. The channel length of LMGFET 
is 30 µm and the range of gate motion resulting in variable channel width is ± 30 µm.  
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Figure 6.3: (a) Microphotograph of a dual gate LMGFET pair accelerometer. (b) 













For the microsystem to be used as an accelerometer, one must also consider 
mechanical noise. For accelerometers, Brownian noise acts as an external acceleration input. 
Brownian noise is caused by random collision of air molecules. For MEMS, this structure 
caused noise becomes significant when the output signal becomes small. This can reduce the 
dynamic range of an accelerometer. For a damped suspended proof-mass, the Brownian noise 
















B ω4  [62], where kb is Boltzman’s constant, 
T is temperature in K, ωr is resonant frequency, Q is quality factor, and ∆f is frequency range. 
If circuit noise is neglected, the minimum detectable acceleration is equal to the Brownian 
noise. From the equation, Brownian noise can be reduced by either increasing the effective 
mass or the quality factor. The latter can be achieved by the reducing air damping, which can 
be achieved by packaging the microsystem under vacuum. 
6.1.2 Spectrum Analyzer or Electromechanical Filter 
LMGFET structure can be used as a resonant structure for spectrum analysis or as a 
microelectromechanical filter. As shown in Fig. 6.4, the differential pair gate structure with 
two LMGFETs permits amplification of output signal. Since both devices are identically 
fabricated, the environmental signal effects such as noise, ambient temperature and power 
supply fluctuation will be cancelled out resulting in a robust sensing performance. 
In this section, we describe LMGFET as a resonating gate device. Resonator 
comprising of a mechanical comb-drive structure is one of several potential applications of a 
LMGFET device. Five different structures are designed with different geometric parameters. 
Each of them has a specific resonance frequency. The five frequencies are below 10 kHz in 
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the audio frequency range. The design layout and simulation results of the LMGFET 
resonators are presented and discussed for application as a microelectromechanical filter or a 
spectrum analyzer. A distributed element approach is utilized in modeling the device 
behavior.  
Mechanical component of a LMGFET resonator consists of two parts: a movable 
proof-mass, which is supported by a folded beam retaining spring on either side and an 
electrostatic comb-drive. The comb-drive attached to the proof mass is used on each side to 
supply a lateral external force. The mechanical proof mass, which also includes the MOSFET 
moving gates, is suspended from the substrate with a gap of 1 µm. When the structure is 
excited by an external force having a certain frequency, the proof mass moves with respect to 
the substrate, subject to spring restoring forces and the damping provided by the motion of 
ambient air around the moving mass and the comb fingers. Relative displacement and 
frequency of gate motion are detected by measuring the voltage change Vdiff across the drain 
resistances RD in Fig. 6.4. Sensitivity of a LMGFET resonator is evaluated by the ratio of 
drain current change in the FET to a change in the input force. Also, its performance is 
evaluated in terms of specifications such as detectable displacement range, resonance 
frequencies, and bandwidth of response. 
The LMGFET microstructure is considered here as a simple spring-mass-damper 
system as shown in Fig. 3.2 (b). Under an external force Fx, the oscillation mode is described 
by a second-order differential equation of motion. A generalized displacement due to Fx is 
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Here AM is the effective mass area and Ap, At, and Ab are respectively the areas of the plate 
including shuttle and combs, the outer trusses, and the folded beams. Density of the structure 
material is given by ρ and h is the structure height.  
By changing dimensions of the folded beam, the plate area Ap, the truss area At, the 
beam area Ab, the effective damping area Aq can be changed. The damping-related effective 
area, Aq, is given by: Aq = Ap + 0.5(At + Ab). Table 6.2 lists the parameters used in our 
designs. The folded beam structure is suspended above the substrate. The damping 




















µ 115.05.0 .           (6.3) 
where d is the distance between the moving gate and the substrate, µ = 1.81×10-5 kg/m⋅s is 
the absolute viscosity of air at 20 oC at atmospheric pressure [64], Ac is the overlapping area 
between comb fingers, and dc is the gap between comb fingers. The penetration depth, δ, is a 
function of frequency and is given as [65] 
ω
νπωδ 22)( = , where ω  = 2πf is angular 
frequency, ν (= µ /ρa) is kinetic viscosity of the fluid air where ρa is air density. At 20 oC and 
1 atm, ν = 1.50×10-5 m2/s and ρa = 1.2 kg/m3 [64]. The penetration depth δ is high at low 
frequencies so that 1/δ can be neglected compared to 1/d in Eq. (6.3) for resonators designed 




Table 6.2: Mechanical design parameters for the moving gate resonator. Some of the 
geometrical parameters are defined in Fig. 6.5.  
 
Structure No.
 Parameter 1 2 3 4 5 
Folded beam length Lb (µm) 600 650 600 650 600 
Folded beam width wb (µm) 10 15 15 20 20 
Structure thickness h (µm) 50 
Air gap d (µm) 1 
Comb finger width wc (µm) 10 
Comb finger gap dc (µm) 10 
Plate area Ap (105 µm 2) 6.43 5.66 6.35 5.64 5.7 
Truss area At (104 µm 2) 1.14 1.26 0.9 1.38 1.2 
Beam area Ab (104 µm 2) 4.8 7.8 7.2 10.4 9.6 
Comb finger overlap area Ac (105 µm 2) 6.16 
Effective mass area AM (105 µm 2) 6.62 5.96 6.62 6.03 6.06 
Effective damping area Aq (105 µm 2) 6.72 6.11 6.76 6.22 6.24 
Spring constant kx (N/m) 92.6 246 313 583 741 
Effective mass meff (10-7 kg) 2.95 2.65 2.95 2.685 2.70 
Damping coefficient Cx (10-5 N⋅s/m) 1.05 0.962 1.05 0.978 0.980 











k = , where E is the Young’s modulus, Lb is the length of the beam, h, and wb are the 
thickness and width of the beam, respectively. 
Microresonator can vibrate in several modes including three translation modes along 
the x, y and z directions, three rotational modes about the x, y and z axes, and other complex 
modes. But the dominant and preferred direction of motion of the microresonator is along the 
x direction because the electrostatic force from the comb-drive is applied along the x 
direction. In our case, the spectrum to be analyzed is applied as an electric signal to the 
comb-drives. Hence, for this case, where lateral external force is generated by the comb-
drives, only one degree of freedom for the system is considered.  





=ω ,         (6.4) 
and the resonance frequency ωdx under damping condition is given by  
21 ζωω −= nxdx ,         (6.5) 






=ζ .           
For the designs considered here, the value for the air gap d is taken to be 1 µm. Five 
different structures are designed by varying the folded beam geometry. These include folded 
beam parameters Lb and wb shown in Fig. 6.5. Other parameters associated with shuttle, 
folded beam, and comb-drive elements are listed in Table 6.2. The thickness h for each case 
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Figure 6.5: Components of the mechanical microresonator structure: (a) comb-drive, (b) 














is kept constant at 50 µm. The width of comb finger wc and the air gap dc between comb 
fingers are both fixed here at 10 µm. The total number of the gaps between comb fingers, N, 
is fixed at 176 in our design. Other dimensions include total comb finger length of 100 µm 
and the finger overlap distance of 70 µm under no external excitation. By changing 
dimensions Lb and wb of the folded beam, one can change the plate area Ap, the truss area At, 
the beam area Ab and hence the effective damping area Aq. The values used in our design are 
listed in Table 6.2. From Table 6.2, we see that for a constant beam length Lb, increasing 
beam width wb increases the spring constant kx.  
The system can be mechanically considered a mass connected to a fixed anchor with 
a spring constant kx and a damper with damping coefficient Cx. Since the mass is free to 
move only in the x-direction, a single degree of freedom is used to define the system 
































Here F(s) and X(s) represent Laplace transforms of F and x. Steady state sinusoidal response 



















































22   .        
Table 6.3 shows results based on analytical equations and from simulation program 
ANSYS (Release 5.7) utilizing finite element method (FEM). Displacement magnitude at 
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resonance, damped resonance frequency and spring constant values obtained from theoretical 
model and ANSYS are compared in Table 6.3 for the five structures given in Table 6.2. It is 
obvious from Tables 6.2 and 6.3 that the beam geometry ratio wb/Lb is primarily responsible 
for the resonance frequency while damping ratio ζ is primarily responsible for the amplitude 
at resonance. A larger ζ results in a lower value for resonance frequency and a lower quality 
factor. From Eq. (6.5), we note that the value for ωnx and ωdx are close to each other since ζ is 
small for these cases. 
 
Table 6.3: Displacement magnitude and damped resonance frequency for the moving gate 
resonators under 1 µN sinusoidal force. Parameters for each structure are given in 
Table 6.2.  
 
                       Structure No. 
 Parameter 1 2 3 4 5 
Displacement (µm) at 
resonance frequency/value 











Quality factor Q 499 839 912 1280 1440 
Analytical 92.6 246 313 583 741 Spring 
constant kx 
(N/m) ANSYS 89.3 231 292 525 662 
Analytical 
(1st mode) 2.82 4.84 5.18 7.41 8.34 
1st mode 2.83 4.70 5.01 7.04 7.89 












Figure 6.6 shows typical Bode plots for one of the structures (structure 1) obtained 
from MATLAB. Displacement amplitude and phase shift as a function of frequency under 1 
µN sinusoidal external force are shown in Fig. 6.6. It is clear from Fig. 6.6 that at resonance, 
the gate amplitude is about 500 times larger than its value at low frequencies. Using the 
differential electrical measurement of Fig. 6.4, the output signal can be monitored. The signal 
is maximized at resonance frequency and the phase of output signal is shifted by 180°. The 
amplitude of the output signal decreases rapidly beyond the resonance frequency. Hence, 
response of the device at its resonance frequency can be easily detected. This is desirable for 
utilizing this structure as a filter or a spectrum analyzer. Due to low gain at frequencies other 
than the resonance frequency as shown in Fig. 6.6, the input frequencies other than the 
resonance frequency will be filtered out.  





Q = . The values of Q is listed on Table 6.3. 
Quality factor Q at atmospheric pressure varies from about 500 to 1440 for the five structures 
considered. The high Q values will result in significant lateral gate motion of LMGFET. 
Table 6.3 also lists the frequency values for the first three resonance modes obtained from the 
ANSYS FEM simulations. Figure 6.7 shows these results for the first three resonance modes 
for structure 1.  
Table 6.4 also gives FEM simulation values of the first three resonance modes for 
five other values of thickness h with all other design parameters held same as the structure 1 
in Table 6.2. The first resonance frequency is independent of thickness h. However, the 
















Figure 6.6: Bode plots for structure 1 with damping ratio (ζ = 1.0 × 10-3) under 1 µN
sinusoidal external force. (a) Displacement magnitude ratio versus 
angular frequency. (b) Phase versus angular frequency. Resonance at ω = 
1.77×104 rad/sec (f = 2.82 kHz). 
103 104 105 
103 105 
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Figure 6.7: The first three resonance modes for structure 1 with h = 50 µm by 
FEM simulation. 












aspect ratio can move the higher modes further away from the first resonance mode, which is 
along x direction. In Table 6.4, modes X and Z refer to motion along x and z directions 
respectively, and modes ZX and XY refer to rotation around y and z directions respectively. 
Displacements along directions other than x need to be considered in a practical device. 
When excitation frequency reaches values corresponding to the 2nd or the 3rd resonance, the 
displacement amplitude values need to be extremely small. ANSYS simulation results for 
structure no. 1 show that at the 2nd and the 3rd mode resonance frequencies, displacements 
along other directions are over eight orders of magnitude smaller than those under 
fundamental resonance frequency along x direction.  
 
Table 6.4: First three resonance modes for structure 1 for different values of h keeping all 
other parameters in Table 6.2 constant.  
 
Height h 50 µm 100 µm 150 µm 170 µm 200 µm 500 µm 
Frequency (kHz) 2.83 2.83 2.83 2.83 2.83 2.83 
1st 
Motion X X X X X X 
Frequency (kHz) 4.49 6.87 9.1 9.9 11.0 14.5 
2nd 
Motion ZX ZX ZX ZX ZX XY 
Frequency (kHz) 12.2 14.5 14.5 14.5 14.5 18.6 
3rd 
Motion Z XY XY XY XY ZX 
 
The LIGA-like microstructure fabrication technique developed here and detailed in 
chapter 4 is capable of fabricating high-aspect ratio structures with high values for structure 
height h. This offers a significant advantage in this and many other cases.  
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The simulation results of five different LMGFET structure designs as resonant gate 
devices are presented with their first resonance frequencies ranging from 2.8 kHz to 7.9 kHz 
in the audio frequency range. A series of such mechanical resonators with different resonance 
frequencies on a chip can act as an audio frequency signal spectrum analyzer or 
microelectromechanical filters. 
6.2 LMGFET as a Microactuator 
6.2.1 Mechanical/Optical Switch 
A simplified schematic of a LMGFET utilized as a switch is shown in Fig. 6.8. The 
structure is released from the substrate. The left side of the mechanical structure forms the 
gate of a LMGFET while the right side is a micromirror or a mechanical swtich. The 
LMGFET is designed to sense and control the motion of the switching head.  
As the moving structure is shifted by the electrostatic force, the gate of LMGFET is 
displaced and channel width is changed. LMGFET senses the displacement of mechanical 
structure. The drain current of FET changes with the gate channel width of the transistor. The 
drain current change is converted to a voltage change at point P in Fig. 6.8. This output 
voltage is amplified in the next stage. The amplified voltage is compared to a threshold value 
and utilized to provide feedback. The maximum amplitude of the feedback voltage is limited 
to a prespecified value below breakdown voltage to protect the circuit. By choosing a control 
system, the system is more stable and the damping is enhanced. The damping property is 
easily adjusted by changing the output voltage of LMGFET or the amplifier gain. The 
LMGFET microsystem can be made to work as a mechanical switch for direct contact as 
shown in Fig. 6.8 (b) or as an swich to guide an optical siganl as shown in Fig. 6.8 (c).  
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Figure 6.8: (a) Layout of LMGFET as a mechanical/optical switch with  











 (a)  
 (b)  
open  close  
 (c)  
position 1 position 2 
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CHAPTER 7. SUMMARY, CONCLUSIONS AND FUTURE WORK 
 
Laterally Movable Gate Field Effect Transistor (LMGFET) is a new type of transistor 
invented at LSU for microactuation. The device directly converts mechanical motion to 
electric current. In a LMGFET, the gate moves parallel to the substrate and hence changes 
the channel width of the FET without changing channel length. Since the gate motion will 
not change the gap between gate and oxide layer, the threshold voltage of the covered device, 
in principle, is kept constant. Hence, the drain current of an enhancement FET changes in 
linear manner to the gate displacement. This has an advantage for sensor or actuator 
applications. A depletion type LMGFE device can also be used for sensing and actuation. 
Another advantage of the LMGFET is a larger operating range of motion compared to other 
movable gate FETs. In principle, it is possible to achieve gate motion over 100 µm. The 
larger magnitude of motion offers several advantages for sensing and actuating applications. 
This research is the first demonstration of this new type of transistor-LMGFET.  
In this dissertation, a preliminary demonstration of this novel device has been made. 
A depletion type LMGFET device has been designed and fabricated on a p-type boron-doped 
silicon substrate with acceptor impurity concentration of 1 × 1015/cm3. The gate is formed of 
electroplated nickel and is released from the substrate to yield a gap of approximately 1 µm. 
A 24 nm thick thermal oxide on silicon wafer is used as a gate dielectric over the channel. 
The effective charge in oxide and at the interface between oxide and silicon plays a major 
role in the threshold voltage value of the device. A depletion type device is obtained as the 
effective charge density number at the insulator-Si interface is larger than 8.824 × 1010/cm2 
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necessary to obtain an enhancement type device for other parameter values selected for the 
device.  
The sensitivity Sl (A/m) of the LMGFET is obtained from standard drain current 
equation for a MOSFET. The sensitivity is independent of the gate motion. The sensitivity 
can be increased by increasing gate to source voltage VGS as the threshold voltage remains 
constant for the enhancement type LMGFET. This characteristic is another advantage that is 
not present in the vertically movable gate FETs.  
One of the major thrust of this research is to develop post-IC microstructure 
fabrication technology that is compatible for monolithic integration with CMOS circuitry. 
The LMGFET microstructures as sensors are used as vehicles to develop this monolithic 
microsystem fabrication technology. The system contains the sensing or actuating part which 
is the moving gate of the LMGFET and a circuit part for signal conditioning. In this research, 
a CMOS op-amp is designed as the signal processing circuit part of the integrated 
microsystem. The designed op-amp is simulated with PSPICE. The simulation shows a gain 
of 36.84 dB, 3-dB bandwidth of 41 kHz and a phase margin of 88°. LMGFET 
microstructures were fabricated on a chip containing this op-amp by a post-IC fabrication 
technology developed in this research and described below.  
Prior to fabricating integrated microsystems, technology was first developed to 
fabricate LMGFET microstructures on a chip by themselves for cost and practical reasons. 
For this, ion implantation and/or diffusion is carried out first to form the source and drain 
regions and subsequently thermal oxidation is carried out for the gate oxide. For ion 
implantations, p+ ground plane region is first formed with boron ion implantation with ion 
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dose of 5 × 1015 cm-2 at 30 keV. Phosphorus is next implanted with ion dose of 5 × 1015/cm2 
at 80 keV to form the drain and source regions. Post-implantation annealing at 988 °C for 3 
hrs is carried out to recrystalize Si and activate the implanted impurities. Thermal oxidation 
is performed for gate oxide on the ion implanted wafer after stripping oxide present on the 
wafer. The dry oxidation was carried out at 988 ºC for 40 min to give 24 nm thick oxide layer. 
For a microsystem, the steps listed above could be carried out as co-IC fabrication steps 
during circuit fabrication as they are completely compatible with CMOS IC fabrication.  
For the fabrication of the moving gate microstructures, a post-CMOS compatible 
process is developed in this research. Specifically, a novel two-mask post-IC fabrication UV-
LIGA process compatible with CMOS technology is developed. Here, a positive photoresist 
S1813 is utilized as a sacrificial layer to release the moving gate of LMGFET from the 
substrate. The positive photoresist as a sacrificial layer has several advantages as it is easy to 
coat and easy to strip or etch, and its thickness is easy to control. In addition to the 
photoresist sacrificial layer, thick photoresists such as AZ P4620 and SU-8 are employed as 
electroplating mold material in this research. Since normal photoresist sacrificial layer fails 
when used in conjunction with SU-8 photoresist, novel processes have been developed in this 
research to fabricate and release microstructure with SU-8 or AZ P4620 as mold and 
photoresist as the sacrificial layer. New curing temperature for photoresist sacrificial layer 
has been determined that prevent damages that otherwise occur from the use of SU-8 as an 
electroplating mold. New hard baking temperatures determined are 175 °C and 200 °C 
respectively for S1813 and AZ P4620 photoresist used as a sacrificial layer.  
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The processing technology developed in this research has been utilized to carry out 
chip-level monolithic integration of a comb-drive nickel structure with CMOS circuitry using 
a LIGA-like UV lithography process.  
Electrical measurements are carried out on two different fabricated LMGFET 
structures. From these measurements, parameters such as damping coefficient, displacement 
and sensitivity value for the microstructure are extracted. For a single gate LMGFET, the 
device is electrostatically actuated with different applied voltages and frequencies to a comb-
drive structure. Sensitivity value Sel of 2 nA/V is observed for a change in AC drain current 
to a change in AC voltage applied to the comb-drive of the test device at 5 Hz input signal. 
At 25 Hz, the sensitivity is 1.43 nA/V. The curve-fitting process yields the microstructure 
damping factor Cx value to be 0.0646 N⋅s/m. The above extracted value for Cx gives 
amplitudes for microstructure displacements due to DC, the fundamental and the 2nd 
harmonic components to be respectively 0.154, 0.276 and 0.035 nm. These are small distance 
values and are obtained without resorting to any sophisticated measurement technique. 
Hence, LMGFET has a potential to be a sensitive position sensor in nanometer range.  
Differential pair LMGFETs are designed and fabricated which provide differential 
amplification of output signal and improve performance by rejecting the common mode 
fluctuations and drift due to noise, changes in ambient temperature and changes in power 
supply voltage. I-V characteristics of the fabricated device were measured by changing the 
gate to source voltage VGS and the moving gate position on a depletion type LMGFET device. 
Since the device current is sensitive to gate coverage over the channel, measured data give 
information on the channel mobility and effective oxide capacitance per unit area. In order to 
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measure the change in drain current, the gate is laterally displaced mechanically using a 
micro-manipulator. Though case is taken, this can result in gate motion in the vertical 
direction. No independent measurements are made to measure vertical gate motion. However, 
the sensitivity Sv of the current to the vertical motion is small. The vertical gate motion, if 
any present, is not considered here. The measured average sensitivity Sl to lateral motion of 
the fabricated depletion type LMGFET is - 4 µA/µm at VDS = 10 V and VGS = 0 V.  
Finally, some of the applications of LMGFETs are discussed as position sensors or 
accelerometers, spectrum analyzers or electromechanical filters and as mechanical/optical 
switches. From the theoretical and experimental results, the device in principle is very 
sensitive and has a large displacement capability that can be extremely desirable in many 
applications such as large operating range acceleration sensor or actuator. The ability to 
provide feedback from on-chip circuitry can significantly increase the dynamic operating 
range of a LMGFET sensor or provide accurate control as an actuator. LMGFET 
microstructure is a promising new type of sensor and actuator for a variety of future 
microsystem applications.  
In this research, modeling for LMGFET is established based on a long-channel 
MOSFET model. However, the experimental results show the difference from the theoretical 
analysis due to the complexity of the movable microstructure, the quality of the gate oxide 
and the experimental environment. These measurements indicated presence of leakage 
currents and parasitic capacitances that affect the I-V behavior of the device significantly 
from what is expected from ideal long-channel MOSFET theory. The behavior of the 
depletion type LMGFET is more complex and more work is needed to develop an accurate 
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model for the device. Nevertheless, the current work has demonstrated a working LMGFET 
whose current changes with gate area coverage.  
Other important factors that affect LMGFET behavior are elaborated here. First, the 
movable gate structure also comprises of the retaining spring structure. Since non-zero value 
of VGS results in a potential difference between the metal gate and the substrate everywhere 
including between the microstructure portion outside the channel and the substrate, the 
movable structure experiences forces in the vertical direction. This is a result of the source 
and the substrate usually connected together in a typical MOSFET circuit. In order to avoid 
levitation forces, in this research, a depletion type device was designed so that the device 
channel conducts for VGS = 0 V. This coupled with a high value of effective oxide interface 
charge density obtained for oxide in our laboratory results in a parasitic channel formation 
below the metal gate structure outside the intended channel region. This problem was 
subsequently eliminated by a p+ ground plane implant underneath the parts of the gate 
external to the channel area. This results in excessive parasitic capacitances that an accurate 
model needs to account for. Finally, a device probing station that controls ambient 
environment is necessary to avoid moisture contamination effect on the LMGFET behavior 
over time. These difficulties need to be addressed in any future work on this subject.  
A new enabling technology of wafer bonding recently acquired in our laboratory will 
address the last problem in future by permitting practical use of this device by packaging it in 
a sealed environment avoiding drift and instability problems due to ambient atmosphere 
commonly related to any exposed oxide device. For packaging, anodic bonding or fusion 
bonding is likely to cause damage to on-chip CMOS devices. So, new sealing technique will 
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need to be developed for a packaging LMGFET MEMS at low temperatures and at low-field 
values. Also, new moving gate LMGFET design technology needs to be developed to further 
reduce or eliminate the problems observed in these first generation LMGFETs.  
In this research, only depletion mode LMGFET was fabricated and examined. In 
future, enhancement type devices must be fabricated in order to show the full capability of 
LMGFETs. With a better quality oxide, improved device design technology and vacuum 
sealed packaging, the device functionality will be extremely attractive. Also, more accurate 
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APPENDIX A. SENSITIVITY OF VERTICALLY MOVABLE GATE FET 
 
The structure in Fig. A.1 is a schematic picture for an n-channel moving gate MOS 
transistor. As shown in Fig. A.1, two materials, air and silicon oxide are employed as a gate 
dielectric of the device. Hence, the effective gate capacitance per unit area for given elements 








εε 0'         (A.1) 
where εrox is a relative dielectric constant for oxide and ε0 is the permittivity of free space, 
and tox and z are thickness of gate oxide and a gap distance between bottom of the gate and 
top of the oxide layer, respectively.  














+−−= .      (A.2) 
Here, φMS is a work function difference between metal and semiconductor and 'effQ  is an 
effective positive interface charge per unit area at the oxide-semiconductor interface. 'dQ  is 
depletion layer charge per unit area. φF is defined in chapter 2. Therefore, the threshold 

















+−= .     (A.3) 
Equation (A.3) shows the VTh is function of z since effective capacitance is varied with the 



















































WI αµ ,     (A.4) 









WI −= .       (A.5) 
Here, VDS and VGS are drain to source and gate to source voltages, respectively. The nominal 













α ,       (A.6) 
where φ0 is surface potential in strong inversion of MOS structure and VSB is source to 
substrate voltage. Substituting Eqs. (A.1), (A.3) and (A.6) in Eq. (A.4), the drain current is 


































12  (A.7) 















































































As shown in Eqs. (A.7) and (A.8), the drain current is a function of motion in z direction. In 
other words, the drain current behaves in a non-linear manner with vertical motion z. The 








= .         (A.9) 
Differentiations of the drain current of Eqs. (A.7) and (A.8) with respect to z in non-



























and in saturation 
( )( )
( )























































































































































































































































Clearly in non-saturation, when the gate is closer to the substrate, the device has a higher 
sensitivity. However, the sensitivity is tremendously decreased with increasing gap z0. The 
expression for sensitivity is more complex for the saturation case but the same general 
comments  should be applicable in this case as well.  
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APPENDIX B. NET LIST FOR OPERATIONAL AMPLIFIER 
 
* Warning:  Layers with Unassigned AREA Capacitance. 
*   <allsubs> 
*   <LPNP collector> 
*   <n well wire> 
*   <LPNP emitter> 
*   <npn> 
*   <ndiff> 
*   <Poly Resistor> 
*   <poly wire> 
*   <Poly2 Resistor> 
*   <poly2 wire> 
*   <N Diff Resistor> 
*   <P Diff Resistor> 
*   <pdiff> 
*   <N Well Resistor> 
*   <P Base Resistor> 
*   <p base wire> 
*   <subs> 
*   <P Base> 
* Warning:  Layers with Unassigned FRINGE Capacitance. 
*   <Pad Comment> 
*   <Metal1> 
*   <allsubs> 
*   <LPNP collector> 
*   <n well wire> 
*   <LPNP emitter> 
*   <npn> 
*   <ndiff> 
*   <Poly Resistor> 
*   <poly wire> 
*   <Poly2 Resistor> 
*   <poly2 wire> 
*   <N Diff Resistor> 
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*   <P Diff Resistor> 
*   <pdiff> 
*   <N Well Resistor> 
*   <P Base Resistor> 
*   <p base wire> 
*   <Poly1-Poly2 Capacitor> 
*   <subs> 
*   <P Base> 
*   <Metal2> 
* Warning:  Layers with Zero Resistance. 
*   <Pad Comment> 
*   <allsubs> 
*   <LPNP collector> 
*   <n well wire> 
*   <LPNP emitter> 
*   <npn> 
*   <poly wire> 
*   <poly2 wire> 
*   <p base wire> 
*   <Poly1-Poly2 Capacitor> 
*   <NMOS Capacitor> 
*   <PMOS Capacitor> 
*   <subs> 
*   <P Base> 
 
* NODE NAME ALIASES 
*       1 = vdd (-807,726) 
*       4 = Vneg (-662,527) 
*       5 = vout (-247,480) 
*       6 = vpos (-684,384) 
*       9 = vss (-782,263) 
 
vdd 1 0 dc 2.5v 
vss 9 0 dc -2.5v 
vneg 4 0  ac 1v sin(0 -0.3mv 15) 
*vdc1 100 0 dc 1v 
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vpos 6 0  dc 0v sin(0 0.3mv 15) 
*vdc21 110 0 dc 1v 
.ac dec 100 10hz 10giga 
.probe 
.tran 1u 100ms 
 
.MODEL NMOS NMOS (                                 LEVEL  = 3                   
+ TOX    = 3.08E-8         NSUB   = 1.965111E15     GAMMA  = 0.6995182           
+ PHI    = 0.7             VTO    = 0.5895352       DELTA  = 0.4490078           
+ UO     = 584.2033902     ETA    = 2.026532E-3     THETA  = 0.0727737           
+ KP     = 7.280195E-5     VMAX   = 2.09424E5       KAPPA  = 0.5                 
+ RSH    = 0.11252         NFS    = 5.25903E11      TPG    = 1                   
+ XJ     = 3E-7            LD     = 0               WD     = 6.816105E-7         
+ CGDO   = 1.68E-10        CGSO   = 1.68E-10        CGBO   = 1E-10               
+ CJ     = 2.789144E-4     PB     = 0.8226825       MJ     = 0.5                 
+ CJSW   = 1.313163E-10    MJSW   = 0.0501584       )                            
*                                                                                
*                                                                                
* DATE: May 10/04                                                                
* LOT: T43X                  WAF: 3103                                           
* DIE: P_Area_Fring          DEV: P3740/10                                       
* Temp= 27                                                                       
.MODEL PMOS PMOS (                                 LEVEL  = 3                   
+ TOX    = 3.08E-8         NSUB   = 1E17            GAMMA  = 0.5002747           
+ PHI    = 0.7             VTO    = -0.8975552      DELTA  = 0.3492002           
+ UO     = 100             ETA    = 2.837393E-5     THETA  = 0.1297327           
+ KP     = 2.430969E-5     VMAX   = 2.587163E5      KAPPA  = 100                 
+ RSH    = 37.8338469      NFS    = 6.61743E11      TPG    = -1                  
+ XJ     = 2E-7            LD     = 1E-14           WD     = 1E-6                
+ CGDO   = 1.96E-10        CGSO   = 1.96E-10        CGBO   = 1E-10               
+ CJ     = 3.04077E-4      PB     = 0.8             MJ     = 0.4428023           
+ CJSW   = 1.587732E-10    MJSW   = 0.0880157       )   
 
Cpar1 1 0 82.60096f 
Cpar2 2 0 20.63744f 
Cpar3 3 0 15.72096f 
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Cpar4 4 0 0.97152f 
Cpar5 5 0 35.26912f 
Cpar6 6 0 0.97152f 
Cpar7 7 0 13.48352f 
Cpar8 8 0 5.82912f 
Cpar9 9 0 32.1408f 
 
 
M1 2 6 8 1 PMOS L=4u W=35.2u AD=87.04p PD=41.6u AS=145.92p PS=81.6u  
* M6 DRAIN GATE SOURCE BULK (-598 406 -588 494)  
M2 7 4 2 1 PMOS L=4u W=35.2u AD=145.92p PD=81.6u AS=87.04p PS=41.6u  
* M5 DRAIN GATE SOURCE BULK (-576 406 -566 494)  
M3 7 8 9 9 NMOS L=4u W=22u AD=89.28p PD=52.8u AS=53.44p PS=27.2u  
* M3 DRAIN GATE SOURCE BULK (-576 297 -566 352)  
M4 9 8 8 9 NMOS L=4u W=22u AD=53.44p PD=27.2u AS=89.28p PS=52.8u  
* M2 DRAIN GATE SOURCE BULK (-598 297 -588 352)  
M5 1 3 3 1 PMOS L=4u W=74.4u AD=269.44p PD=139.2u AS=278.4p PS=144.8u  
* M19 DRAIN GATE SOURCE BULK (-821 615 -767 673)  
M6 1 3 2 1 PMOS L=4u W=148.8u AD=838.4p PD=241.6u AS=787.2p PS=245.6u  
* M21 DRAIN GATE SOURCE BULK (-702 574 -604 678)  
M7 1 3 5 1 PMOS L=4u W=500u AD=1.43168n PD=652.8u AS=1.43168n PS=652.8u  
* M17 DRAIN GATE SOURCE BULK (-476 546 -290 676)  
M8 5 7 9 9 NMOS L=4u W=48u AD=85.76p PD=45.6u AS=258.56p PS=137.6u  
* M4 DRAIN GATE SOURCE BULK (-335 268 -303 322)  
M9 9 3 3 9 NMOS L=4u W=16u AD=66.56p PD=41.6u AS=66.56p PS=41.6u  
* M1 DRAIN GATE SOURCE BULK (-817 327 -777 337)  
C1 7 5 1.1986605p 
* C7 PLUS MINUS (-492 371 -376 502)  
 
 
* Total Nodes: 9 
* Total Elements: 19 
* Total Number of Shorted Elements not written to the SPICE file: 0 
* Extract Elapsed Time: 1 seconds 
.END 
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APPENDIX C. SPRING CONSTANT OF BEAM 
 
Cantilever beam is commonly used in MEMS as a spring structure. Axial 
displacement is found directly from Hook’s Law: σ = E × ε, where σ is stress, E is Young’s 
modulus of elasticity and ε is strain. If the free end of a cantilever beam is subjected to a 
point load P the beam will deflect into a curve as shown in Fig. C.1 (a). A rectangular beam 
cross section is assumed with width w and thickness t. For cases where concentrated loads 
are applied to the beam, linear spring constants kx, ky and kz are defined as a measure of the 
beam’s stiffness.  
x
Pk xx = , y
Pk yy = , and z
Pk zz = . 
Here Px, Py, and Pz are force components in the x, y and z directions respectively.  
In Fig.C.1 (b), dθ is the increase in angle as we move from point M1 to point M2. The 
center of curvature is O’ and the distance from O’ to curvature is the radius of curvature ρ. 
Hence,  





1 ,       (C.1) 
for the beam undergoing small deflections in the linear elastic region and has a uniform 
corss-section. For the small angle of rotation θ, the distance ds along the deflection curve is 






























Figure C.1: (a) Cantilever beam deflection under load at free end. (b) Deflection curve 




























Also, for dθ, 
dy
dxdd =≈ θθ tan .        (C.3)  
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1 ,         (C.5) 







.         (C.6) 
Here Iz is the moment of inertia of rectangular beam cross-section about z direction given by  












twdzdxzI .       (C.7) 
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=δ .         (C.11) 





k zx = .         (C.12) 




Etwkx = .         (C.13) 
The spring stiffness of the beam can be extended to other design such as fixed-fixed 
end spring, crab-leg spring, folded beam spring and serpentine spring which are commonly 
used as spring structures in MEMS. For the guided-end beam shown in Fig. C.2 which can 
apply for the folded beam structure and serpentine structure, lateral displacement equation is 
extracted from that of cantilever beam. 
From simple cantilever beam, a guided end structure can be considered as two series 
cantilever beams as shown in Fig. C.2. The free end is connected to the movable rigid body. 
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Etw
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